

LIST OF ILLUSTRATIONS

<i>Fig. 1.1</i>	Circuit diagram of the conventional diode-capacitor rectifier and its conceptual waveforms: (a) circuit diagram, and (b) key line-cycle waveforms.	4
<i>Fig. 1.2</i>	General structure of the two-stage PFC approach	6
<i>Fig. 1.3</i>	Typical boost PFC stage in different operations: (a) DCM, (b) critical mode, and (c) CCM.	6
<i>Fig. 1.4</i>	General structure of integrated single-stage PFC converters	10
<i>Fig. 1.5</i>	DCM boost rectifier achieves PFC with constant duty-cycle control [A3]	10
<i>Fig. 1.6</i>	Combining the DCM boost PFC front-end and the PWM DC/DC converter to get the integrated DCM S ² PFC converter [B1, B3]	11
<i>Fig. 1.7</i>	Waveforms and performance of the DCM S ² PFC converter [B5]: (a) Input voltage and current waveforms; (b) Input current harmonics comparison; (c) Bulk-capacitor voltage stress, (d) Full load efficiency in the universal line range.	13
<i>Fig. 1.8</i>	General structure of DCM “dither-rectifier” and its waveforms [B14] (a) Circuit diagram, (b) conceptual waveform	15
<i>Fig. 1.9</i>	Original DCM S ² PFC and “magnetic-switch” DCM S ² PFC converters: (a) Original DCM S ² PFC converter; (b) “magnetic-switch” DCM S ² PFC converter ($N_1=N_p$); [B12, B21], and (c) Two circuits has identical waveforms when $N_1=N_p$	17
<i>Fig. 1.10</i>	Waveforms and performance of the DCM S ² PFC with winding N_1 [B10, B15]: (a) Input voltage/current waveforms; (b) input current harmonics comparison; (c) bulk-capacitor voltage stress comparison, (d) efficiency comparison.	19
<i>Fig. 1.11</i>	Example circuits of state-of-the-art CCM S ² PFC circuits: (a) CCM S ² PFC converter with additional inductor L_1 [B6, B7]; (b) CCM S ² PFC converter with additional capacitor C_r [B13]; and (c) CCM MS-S ² PFC converter with additional capacitor C_r [B12].	22
<i>Fig. 2.1</i>	Integrated DCM S ² PFC does not work in CCM: (a) L_B in DCM, low THD; (b) L_B in CCM, high THD; and (c) input current harmonics comparison.	28
<i>Fig. 2.2</i>	Current-source CCM S ² PFC circuit with inductor L_1 [B6,B8]: (a) Circuit diagram, (b) Input voltage/current waveforms.	30
<i>Fig. 2.3</i>	Voltage-source CCM S ² PFC circuit with capacitor C_r [B13]: (a) Circuit diagram, (b) Input voltage/current waveforms.	30
<i>Fig. 2.4</i>	General diagram of the boost-type S ² PFC converter	32
<i>Fig. 2.5</i>	Focus on $v_{y(ave)}$ to study the CCM PFC converter	32
<i>Fig. 2.6</i>	Ideal CCM boost converter	35
<i>Fig. 2.7</i>	Typical waveforms of the ideal CCM boost converter ($P_o=1kW$, $L_B=2$ mH, $f_s=100$ KHz): (a) $v_{in(rec)}$ and $v_{y(ave)}$ are very close, (b) $v_{LB(ave)}$ has a very small magnitude	35
<i>Fig. 2.8</i>	Average model of CCM boost PFC converter and its waveforms: (a) Average circuit model, (b) input voltage/current waveforms, (c) ideal PFC duty-cycle waveform.	37
<i>Fig. 2.9</i>	Basic DCM S ² PFC circuit with different operation modes (a) In DCM mode, $v_{y(ave)}$ always tracks $v_{in(rec)}$, automatically meet PFC condition In CCM mode, $v_{y(ave)}$ is a constant and can not track $v_{in(rec)}$, results in current distortion	39

<i>Fig. 2.10</i>	Operation modes of the CCM CS S ² PFC converter	41
<i>Fig. 2.11</i>	L ₁ modulates v _y waveform to meet PFC condition in the CS S ² PFC converter (a) Conceptual input voltage and current waveform, (b) At t=ta, L ₁ provides small additional area on v _y , (c) At t=tb, L ₁ provides large additional area on v _y	44
<i>Fig. 2.12</i>	Ideal and actual waveforms of the CS S ² PFC (P _{in} =100W, V _{in} =90V _{ac} , f _s =100KHz, D _{DC/DC} =0.35, V _B =127V) (a) Ideal sinusoidal input current waveform and actual input current waveform (b) Ideal L ₁ waveform to get unit power factor	46
<i>Fig. 2.13</i>	Operation Modes of the VS S ² PFC Converter [B13, C10]	48
<i>Fig. 2.14</i>	C _r modulate the v _y waveform to meet PFC condition in the VS S ² PFC converter (a) Conceptual input voltage and current waveform, (b) At t=ta, C _r provides small additional area on v _y , (c) At t=tb, C _r provides large additional area on v _y	50
<i>Fig. 2.15</i>	Ideal and actual waveforms of the VS S ² PFC (P _{in} =100W, V _{in} =90V _{ac} , f _s =100KHz, D _{DC/DC} =0.45, V _B =127V) (a) Ideal sinusoidal input current waveform and actual input current waveform (b) Ideal C _r waveform to get unit power factor	52
<i>Fig. 2.16</i>	Calculation of the PFC duty-cycles (a) Definition of the ideal CCM boost PFC converter duty-cycle d_{PFC} (b) v _y waveforms to calculate the CS S ² PFC effective PFC duty-cycle d_{eff_CS} (c) v _y waveforms to calculate the VS S ² PFC effective PFC duty-cycle d_{eff_VS}	54
<i>Fig. 2.17</i>	Calculated effective duty-cycle of the CS S ² PFC converter (at V _{in} =100V, full load)	57
<i>Fig. 3.1</i>	DCM boost cell in the basic DCM S ² PFC converter	60
<i>Fig. 3.2</i>	CCM S ² PFC converters' feed-forward relationship between v _{in(rec)} and v _{y(ave)} and feed-forward cell.	60
<i>Fig. 3.3</i>	Different implementations of the feed-forward concept in the CCM CS S ² PFC (a) (c) (e) Adding modulation inductor L ₁ in the charging path (b) (d) (f) Adding modulation inductor L ₁ in the discharging path	63
<i>Fig. 3.4</i>	Generalized structure of the CCM S ² PFC with 3-terminal feed-forward PFC cell	65
<i>Fig. 3.5</i>	Implementations of feed-forward cells with only one L or C	67
<i>Fig. 3.6</i>	Modified generalized topologies of the 3-terminal S ² PFC converters with feedback winding N ₁ and N ₂ .	69
<i>Fig. 3.7</i>	Feedback windings N ₁ and N ₂ also can be implemented by tapping the primary winding of the DC/DC transformer	69
<i>Fig. 3.8</i>	Derive the general structure of the 2-terminal S ² PFC converter by change the implementation of high-frequency signal from node Z in the PFC cell	71
<i>Fig. 3.9</i>	Two-terminal CCM S ² PFC converter topology variations	73
<i>Fig. 3.10</i>	Implement the capacitor-voltage feedback winding in the 2-terminal S ² PFC converter: (a) Add feedback winding N ₁ [*] (N ₁ =N _p , N ₁ [*] <N _p), (b) combine the feedback winding into N ₁ (N ₁ [*] =N _p -N ₁)	75
<i>Fig. 3.11</i>	Equivalence between the 2-terminal and 3-terminal feed-forward cells	77
<i>Fig. 3.12</i>	Equivalent CCM CS S ² PFC circuits and their switching cycle waveforms	78
<i>Fig. 3.13</i>	Simulated boost inductor current waveforms of: 3-terminal CS S ² PFC, (b) 2-terminal CS S ² PFC	78

<i>Fig. 3.14</i>	Experimental line-voltage and boost inductor current waveforms of the S ² PFC circuit with (a) 2-terminal and (b) 3-terminal ICS cell at nominal line ($V_{in} = 230 V_{rms}$) and full load ($I_o = 40 A$)	80
<i>Fig. 3.15</i>	Experimental line-current harmonics at nominal line ($V_{in} = 230 V_{rms}$) and full load ($I_o = 40 A$)	80
<i>Fig. 3.16</i>	Efficiency measurement vs. line voltage at full load (5V/40A output)	81
<i>Fig. 3.17</i>	Bulk-voltage measurements versus load current at maximum line voltage ($V_{in} = 265 V_{rms}$)	81
<i>Fig. 3.18</i>	VS and CS S ² PFC converter for experimental comparison	85
<i>Fig. 3.19</i>	Input voltage and boost inductor current waveforms at $V_{in}=230V$, $P_o=200W$: (a) CS S ² PFC converter, (b) CS S ² PFC converter	85
<i>Fig. 3.20</i>	CS and VS S ² PFC input current harmonics comparison at $V_{in}=230V$, $P_o=200W$	87
<i>Fig. 3.21</i>	Full load efficiency comparison between CS and VS S ² PFC	87
<i>Fig. 3.22</i>	Bulk-capacitor voltage stress comparison ($V_{in}=265V$)	88
<i>Fig. 3.23</i>	Simulated boost inductor current waveforms and harmonics of the CS S ² PFC converter. (with universal-line input voltage, forward output stage at full load)	90
<i>Fig. 3.24</i>	Boost inductor current waveforms and harmonics of the VS S ² PFC converter. (with universal-line input voltage, flyback output stage at full load)	91
<i>Fig. 3.25</i>	Input current THD vs. the input voltage of the CS and VS S ² PFC converters	93
<i>Fig. 3.26</i>	Combined CS-VS S ² PFC feed-forward cell.	93
<i>Fig. 3.27</i>	Input current and its THD of the combined CS-VS-S ² PFC converter	95
<i>Fig. 3.28</i>	Simulated input current THD vs. input voltage of the CS, VS and CS-VS S ² PFC converters.	96
<i>Fig. 3.29</i>	Simulated input current waveforms (W/O EMI filter) of different S ² PFC cells (For study of two-component cells)	100
<i>Fig. 3.30</i>	Input current harmonics comparisons of different CCM S ² PFC converters (For study of two-component cells)	101
<i>Fig. 4.1</i>	Pushing L_B into CCM mode reduces voltage stress V_B of the DCM S ² PFC converter	106
<i>Fig. 4.2</i>	Feed-forward component L_1 or C_r further reduces V_B stress in the CCM S ² PFC	107
<i>Fig. 4.3</i>	Conventional boost converter and its different operation modes (a) Circuit diagram, (b) DCM operation i_{LB} waveform, and (c) CCM operation i_{LB} waveform	111
<i>Fig. 4.4</i>	Calculated capacitor V_B of the DCM boost PFC rectifier	115
<i>Fig. 4.5</i>	CCM boost PFC rectifier and its capacitor voltage V_B expression (a) CCM boost PFC rectifier with DC/DC output stage (b) Line cycle duty-cycle and V_B expression	115
<i>Fig. 4.6</i>	S ² PFC converter and its integrated boost PFC stage	119
<i>Fig. 4.7</i>	CCM S ² PFC converter bulk-capacitor voltage V_B increases with output power P_o decreases ($P_1 = L_1$ with diode, no P_2 – CS S ² PFC converter)	119
<i>Fig. 4.8</i>	Effective duty-cycle and capacitor voltage V_B expression in the CS S ² PFC circuit (a) Circuit diagram, (b) waveforms W/O L_1 , and (c) waveforms with L_1	121
<i>Fig. 4.9</i>	Calculated effective duty-cycle and bulk-capacitor voltage of the CS S ² PFC converter (at $100 V_{RMS}$, full load).	122
<i>Fig. 4.10</i>	Effective duty-cycle and capacitor voltage V_B expression in the VS S ² PFC circuit (a) Circuit diagram, (b) circuit waveforms W/O C_r , (c) circuit waveforms with C_r	124

<i>Fig. 4.11</i>	Summary of the qualitative relationship between CCM S ² PFC capacitor voltage V_B and the S ² PFC feed-forward component with Z_B	126
<i>Fig. 4.12</i>	Measured bulk-capacitor voltage V_B increases while output power P_o decreases CS S ² PFC converter, (b) VS S ² PFC converter	126
<i>Fig. 4.13</i>	Further reduce effective duty-cycle and bulk-capacitor voltage V_B by adding Z_{B2}	127
<i>Fig. 4.14</i>	Measured bulk-capacitor voltage V_B decreases with boost impedance Z_B increases (a) CS S ² PFC converter, (b) VS S ² PFC converter	129
<i>Fig. 4.15</i>	Generalized CCM S ² PFC with feedback windings N_1 and N_2	131
<i>Fig. 4.16</i>	Experimental results show that the feedback winding further reduces bulk-capacitor voltage stress in the CCM CS S ² PFC converter	131
<i>Fig. 4.17</i>	S ² PFC switch current i_s contains DC/DC current $i_{DC/DC}$ and PFC current i_{PFC}	134
<i>Fig. 4.18</i>	Reduce switch current stress with large boost impedance Z_B	136
<i>Fig. 4.19</i>	Large CS inductor L_1 reduces the current i_{L1} and the switch RMS current	136
<i>Fig. 4.20</i>	Small VS capacitor C_r reduces the current i_{Cr} and the switch RMS current	137
<i>Fig. 4.21</i>	Measured CCM S ² PFC full-load efficiency with different L_1 or C_r	137
<i>Fig. 4.22</i>	Reduce the switch RMS current by adding feedback winding N_1 in the boost charging path (CS S ² PFC)	139
<i>Fig. 4.23</i>	Simulated current waveforms show feedback-winding N_1 reduce switch current i_s ($V_{in}=180V_{RMS}$, output 5V/40A, $f_s=70kHz$, output stage is forward DC/DC converter)	140
<i>Fig. 4.24</i>	Simulated power distribution of the CS S ² PFC converter with N_1 ($N_1/N_p=0.45$, $V_{in}=180V_{RMS}$, full load)	140
<i>Fig. 4.25</i>	Input current distortion with different N_1/N_p : (a) input current waveforms, (b) measured input current harmonics comparison.	145
<i>Fig. 4.26</i>	Measured full load efficiency of the CS S ² PFC converter with different N_1 ($V_{in}=180 - 265 V_{RMS}$, output-5V/90A, $f_s=70kHz$)	146
<i>Fig. 4.27</i>	Large L_1 reduces V_B and improves converter efficiency (Experimental result of CS S ² PFC with output-5V/40A, $f_s=70kHz$)	148
<i>Fig. 4.28</i>	Over-designed L_1 makes V_B to be lower than v_{in_pk} , causes input current distortion (Experimental waveform of CS S ² PFC)	149
<i>Fig. 4.29</i>	Simulated input voltage and boost inductor current waveforms with different L_1 (Fixed $L_B = 100 \mu H$, $N_1/N_p=0.45$, $V_{in}=230 V_{RMS}$, output 5V/40A, $f_s=70 kHz$)	149
<i>Fig. 4.30</i>	Define the range of L_1 to meet IEC61000-3-2 class D with 10% margin (Compared with IEC61000-3-2 class D limits at 230 V_{RMS} nominal line, full load)	151
<i>Fig. 4.31</i>	Simulated and experimental L_1 design curve for the CS S ² PFC converter: shaded area shows the acceptable area for the input current harmonics to meet IEC limits with 10% margins. ($V_{in} = 230 V_{RMS}$, $f_s = 70 kHz$, $(N_1/N_p)_{max} = 0.45$, $P_o = 200W$)	152
<i>Fig. 4.32</i>	Simulated boost inductor current waveform and its spectrum at switching-frequency with different L_B (Fixed $L_1 = 68 \mu H$, 5V/40A-output, $f_s=70kHz$)	155
<i>Fig. 4.33</i>	Input current has similar harmonics with different L_B (Fixed L_1)	156
<i>Fig. 4.34</i>	Design process of the CCM CS S ² PFC converter	156
<i>Fig. 4.35</i>	Experimental circuit diagram of the CCM CS S ² PFC converter	158
<i>Fig. 4.36</i>	Experimental results of the CCM CS S ² PFC with universal line input Input current harmonics, (b) bulk-capacitor voltage stress, and (c) measured full load efficiency	158

<i>Fig. 4.37</i>	Circuit diagram of the CCM VS S ² PFC converter for design study (with 180 – 265 V _{ac} input, 5V/20A – rated output)	161
<i>Fig. 4.38</i>	Simulated input voltage and boost inductor current waveforms of the VS-S ² PFC converter (at 230 V _{ac} input, 5V/20A output, L _B =800 μH, C _r =4.7 nF, N ₁ /N _p =0.5, f _s =100 kHz)	161
<i>Fig. 4.39</i>	Simulated boost inductor current waveforms with different VS-capacitance C _r (at 230 V _{ac} – input, 5V/20A-output, and fixed L _B = 800 μH, N ₁ /N _p = 0.5, f _s =100kHz)	163
<i>Fig. 4.40</i>	Comparison between the simulated input current harmonics and IEC-ClassD standard with 10% margin (3 rd , 5 th , 7 th , 9 th , and 11 th harmonics, fixed L _B =800μH and N ₁ /N _p =0.5)	164
<i>Fig. 4.41</i>	Simulated waveforms shows that if C _r is too small, the bulk-capacitor voltage V _B can be lower than the peak-input-voltage and cause high-distortion on the input current.	166
<i>Fig. 4.42</i>	Maximum bulk-capacitor voltage vs. VS-capacitance C _r (at 265 V _{ac} input, light load. L _B =800μH and N ₁ /N _p =0.5)	167
<i>Fig. 4.43</i>	Input current THD vs. the VS-capacitance C _r , the shaded area shows the design range of C _r (at 230V _{ac} input, full load)	167
<i>Fig. 4.44</i>	Boost inductor current waveforms with different L _B (V _{in} =230V, Cr=4.7nF, full load)	169
<i>Fig. 4.45</i>	Input current THD vs. boost inductance L _B (at 230 V _{RMS} input, full load, fixed C _r =4.7 nF, N ₁ /N _p =0.5, f _s =100 kHz)	169
<i>Fig. 4.46</i>	Bulk-capacitor voltage stress vs. boost inductance L _B (at 265 V _{RMS} input, light load, fixed C _r =4.7 nF, N ₁ /N _p =0.5, L _F =600 μH, f _s =100 kHz)	170
<i>Fig. 5.1</i>	Conceptual structure of the two-stage PFC converters	175
<i>Fig. 5.2</i>	Ideal waveforms of the two-stage PFC converter: (a) rectified input voltage and current; (b) duty-cycle of the PFC and DC/DC switches	175
<i>Fig. 5.3</i>	CCM boost PFC converter with RCD reset forward output stage	176
<i>Fig. 5.4</i>	Tested rectified input voltage / current waveforms of the CCM boost PFC rectifier	176
<i>Fig. 5.5</i>	Generalized structure of the S ² PFC converter	179
<i>Fig. 5.6</i>	CCM CS S ² PFC converter with forward DC/DC output stage	179
<i>Fig. 5.7</i>	Tested line-cycle waveform and input current harmonics of the CCM CS S ² PFC converter	180
<i>Fig. 5.8</i>	Definition of the hold-up time and hold-up capacitance (a) Input voltage failure, (b) capacitor voltage V _B during hold-up time, (c) output voltage V _o	183
<i>Fig. 5.9</i>	Energy-storage capacitance C _B vs. hold-up time (P _o =100W)	185
<i>Fig. 5.10</i>	Energy-storage capacitance C _B vs. output power P _o for different hold-up time requirements: (a) two-stage PFC; (b) single-stage PFC	185
<i>Fig. 5.11</i>	Switch RMS current comparison vs. the output power (V _{in} =90V)	188
<i>Fig. 5.12</i>	Switch conduction loss comparison between 2-stage and 1-stage PFC (V _{in} =90V)	188
<i>Fig. 5.13</i>	Boost diode maximum average current vs. output power (V _{in} =90V)	190
<i>Fig. 5.14</i>	Maximum output Schottky rectifier average current vs. output power	190

<i>Fig. 5.15</i>	Boost inductor current waveforms and its spectrum of the CS S ² PFC ($f_s=100\text{kHz}$, $P_o=100\text{W}$)	193
<i>Fig. 5.16</i>	Boost inductor current waveform and its spectrum of the CCM boost PFC ($f_s=100\text{kHz}$, $P_o=100\text{W}$)	193
<i>Fig. 5.17</i>	Conceptual duty-cycle waveforms show that the CS S ² PFC converter has smaller duty-cycle on the boost inductor L_B	194
<i>Fig. 5.18</i>	PFC inductance vs. output power ($f_s=100\text{kHz}$)	194
<i>Fig. 5.19</i>	Output filter inductance vs. output power	195
<i>Fig. 6.1</i>	Circuit diagram of the conventional voltage-doubler rectifier (VDR) without PFC	202
<i>Fig. 6.2</i>	Bulk-capacitor voltage V_B vs. input voltage (VDR without PFC)	202
<i>Fig. 6.3</i>	Simple integration of DCM S ² PFC and voltage-doubler rectifier does not work (a) Circuit diagram, (b) input voltage and current waveforms	203
<i>Fig. 6.4</i>	Develop the general structure of 2-terminal VD S ² PFC converters with S ² PFC cell	205
<i>Fig. 6.5</i>	Implementations of the VD S ² PFC converters with 2-terminal PFC cells (a) DCM VD S ² PFC converter, (b) CCM CS VD S ² PFC converter	206
<i>Fig. 6.6</i>	Low line operation modes of the VD S ² PFC circuit with 2-terminal PFC cells range: (a) $v_{in}>0$, S on; (b) $v_{in}>0$, S off; (a) $v_{in}<0$, S on; (a) $v_{in}<0$, S off	209
<i>Fig. 6.7</i>	High line operation modes of the VD S ² PFC circuit with 2-terminal PFC cells range: (a) $v_{in}>0$, S on; (b) $v_{in}>0$, S off; (a) $v_{in}<0$, S on; (a) $v_{in}<0$, S off	210
<i>Fig. 6.8</i>	Derive the 3-terminal VD S ² PFC general structure from the equivalent relationship between the 2-T and 3-T cells	212
<i>Fig. 6.9</i>	Split the DC/DC transformer primary winding N_p to implement the 3-terminal S ² PFC converter (with forward or flyback DC/DC stage only)	213
<i>Fig. 6.10</i>	Implementations of the VD S ² PFC converters with 3-terminal PFC cells DCM VD S ² PFC converter, (b) CCM CS VD S ² PFC converter	215
<i>Fig. 6.11</i>	Simulated circuit waveforms of the DCM VD S ² PFC converter (at $V_{in}=90V_{RMS}$, Output 5V/20A, $f_s=100\text{ kHz}$)	217
<i>Fig. 6.12</i>	Simulated circuit waveforms of the CCM VD CS-S ² PFC converter (at $V_{in}=90V_{RMS}$, Output 5V/20A, $f_s=100\text{ kHz}$)	219
<i>Fig. 6.13</i>	CCM VD VS-S ² PFC converter and its simulated circuit waveforms (at $V_{in}=100V_{RMS}$, Output 5V/20A, $f_s=100\text{ kHz}$) (a) Circuit diagram, and (b) Simulated circuit waveforms	220
<i>Fig. 6.14</i>	Experimental DCM VD S ² PFC circuit diagram [E1] ($V_{in}=90\text{-}135 / 180\text{-}265V_{RMS}$, output 5V / 20A, switching-frequency $f_s=100\text{ kHz}$)	222
<i>Fig. 6.15</i>	Measured input voltage and current waveforms of the DCM S ² PFC converter: at low line $V_{in}=100 V_{RMS}$, and (b) at high line $V_{in}=230 V_{RMS}$	222
<i>Fig. 6.16</i>	Experimental circuit diagram of the 200W CCM VD CS-S ² PFC converter	224
<i>Fig. 6.17</i>	Measured input voltage v_{in} , boost inductor current i_{LB} and CS inductor current i_{L1} waveforms (at nominal line, output 5V/40A)	224
<i>Fig. 6.18</i>	Measured input current harmonics of the VD CS-S ² PFC at nominal line	225
<i>Fig. 6.19</i>	Measured bulk-capacitor voltage V_B at full load ($I_o=40\text{A}$)	225
<i>Fig. 6.20</i>	Measured full load efficiency of the VD CS-S ² PFC converter (Output-5V/40A)	225
<i>Fig. 6.21</i>	Circuit diagram of the universal-line input, 5V/90A-output CCM VD S ² PFC	227

	prototype converter	
Fig. 6.22	Measured full load input current and voltage waveforms of: Diode-rectifier W/O PFC; (b) VD-S ² PFC converter	227
Fig. 6.23	Input current harmonics comparison @ full load $V_{in}=100V_{ac}$; (b) $V_{in}=230V_{ac}$	229
Fig. 6.24	Total boost capacitor voltage comparison @ full load: (a) $V_{in}=90-135 V_{ac}$; (b) $V_{in}=180-265 V_{ac}$	229
Fig. 6.25	Converter efficiency (EMI filter included) comparison @ 5V/90A output: (a) $V_{in}=90-135V_{ac}$; (b) $V_{in}=180-265V_{ac}$	230
Fig. 6.26	Example circuits for comparison: (a) two-stage CCM boost PFC converter, (b) CCM CS S ² PFC converter, (c) CCM VD CS-S ² PFC converter	233
Fig. 6.27	Bulk-capacitor voltage range comparison (at full load output)	234
Fig. 6.28	Hold-up capacitance comparison ($P_o=100W$)	234
Fig. 6.29	Simulated CCM two-stage-PFC input current waveforms and its spectrum ($V_{in}=90V_{ac}$, $P_o=450W$, $L_B=430\mu H$, $i_{LB(pk)}=9A$)	236
Fig. 6.30	Simulated VD S ² PFC input current waveforms and its spectrum ($V_{in}=90V_{ac}$, $P_o=450W$, $L_B=40\mu H$ each winding, $i_{LB(pk)}=16A$; $L_l=21\mu H$ each winding, $i_{Ll(pk)}=16A$)	236
Fig. 6.31	Output filter inductance comparison vs. the output power	238
Fig. 6.32	Switch RMS current comparison ($V_{in}=90V_{ac}$, full load 50-400W)	238
Fig. 6.33	PFC boost diode average current comparison (at 90 V_{RMS} input)	240
Fig. 6.34	Output rectifier diode average current comparison	240
Fig. 6.35	Measured efficiency comparison (Full load, 5V-output) (CS-S ² PFC $P_{o(max)}=100W$, 2-stage and VD S ² PFC $P_{o(max)}=200W$)	242
Fig. 7.1	Circuit diagram of the proposed interleaved DCM S ² PFC converter with symmetric-driven half-bridge DC/DC stage ($N_1=N_2 < 2 \cdot N_p$)	247
Fig. 7.2	Voltage-doubler version of the proposed interleaved DCM S ² PFC circuit with universal line input ($N_1=N_2 < N_p$)	247
Fig. 7.3	Equivalent circuit in each operation mode (high-voltage side only) at low line, full load condition	249
Fig. 7.4	Theoretical switching-cycle waveforms of the proposed converter (At low line, full load condition)	250
Fig. 7.5	CCM VD CS-S ² PFC converter for comparison (Universal line input, 5V/90A output)	256
Fig. 7.6	Simulation waveforms of the CCM S ² PFC converter in Fig. 7.5: (a) Input current waveform (without EMI filter), (b) Input current ripple spectrum	256
Fig. 7.7	Simulation waveforms of the interleaved DCM S ² PFC converter in Fig. 7.2: (a) Interleaved input current waveform (no EMI filter) (b) Input current ripple spectrum of the DCM S ² PFC converter without interleaving (c) Input current spectrum of the interleaved DCM S ² PFC	257
Fig. 7.8	CCM VD CS-S ² PFC converter for comparison (Universal line input, 5V/90A output)	259

<i>Fig. 7.8</i>	Simulation model for EMI filter evaluation	259
<i>Fig. 7.9</i>	DM EMI filter components comparison	262
<i>Fig. 7.10</i>	Transformer winding structure of the interleaved VD DCM S ² PFC prototype (Universal-line input, 5V/90A-output) (a) Circuit diagram, (b) windings and pins arrangement, (c) winding layers arrangement	264
<i>Fig. 7.11</i>	Measured input voltage and the interleaved current waveforms at nominal line and full load $V_{in}=100V_{ac}$, (b) $V_{in}=230V_{ac}$	264
<i>Fig. 7.12</i>	Measured input current harmonics comparison (a) $V_{in}=100V_{ac}$, full load. $V_{in}=230V_{ac}$, full load	264
<i>Fig. 7.13</i>	Measured switching cycle waveforms (at $90V_{ac}$ input, 5V/90A output)	265
<i>Fig. 7.14</i>	Measured bulk-capacitor voltage stress vs. output current ($V_{in}=265V_{ac}$)	265
<i>Fig. 7.15</i>	Measured efficiency of the proposed interleaved DCM S ² PFC converter with VDR (compared to the CCM VD S ² PFC, both with universal-line input, 5V/90A output) (a) Low line efficiency, (b) high-line efficiency	266