

Chapter 6. Low temperature processed 0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉ thin films fabricated on multilayer electrode-barrier structure for high-density ferroelectric memories

This chapter presents the integration of 0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉ thin films on poly-silicon for the high density ferroelectric RAM by using multi-layer electrode system. The stability and interlayer formation after annealing process are studied by measuring electrical properties of the film.

6.1. ABSTRACT

Thin films of solid solution material 0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉ (0.7SBT-0.3BTT) were fabricated on n⁺-poly Si substrates by metalorganic solution deposition technique at a low processing temperature of 650 °C using Pt-Rh/Pt-Rh-O_x electrode-barrier structure. The Pt-Rh/Pt-Rh-O_x structure, which acts as an electrode as well as a diffusion barrier for the integration of ferroelectric capacitors directly on to Si was deposited using an *in situ* reactive rf sputtering process. The electrodes had a smooth and fine-grained microstructure and were excellent diffusion barriers between the 0.7SBT-0.3BTT thin film and Si substrate, and exhibited good thermal stability characteristics up to very high processing temperatures of 700 °C. The ferroelectric (0.7SBT-0.3BTT) test capacitors using these electrode-barrier grown directly on Si showed good ferroelectric hysteresis properties, measured through n⁺-poly Si substrate, with $2P_r$ and E_c values of 11.5 μC/cm² and 80 kV/cm, respectively, at an applied electric field of 200 kV/cm. The films exhibited good fatigue characteristics (<10 % decay) under bipolar stressing up to 10¹¹ switching cycles and the leakage current density was lower 10⁻⁷ A/cm² at an applied electric field of 200 kV/cm. The good ferroelectric properties of 0.7SBT-0.3BTT solid solution thin films at a low processing temperature of 650 °C and excellent electrode-diffusion barrier properties of Pt-Rh/Pt-Rh-O_x structure are encouraging for the realization of high density nonvolatile ferroelectric random access memories on silicon substrates.

6.2. INTRODUCTION

Layered perovskite materials are being intensively investigated for ferroelectric random access memory (FRAM) devices. Ferroelectric nonvolatile memories have the potential to replace current state-of-the-art nonvolatile memories such as floating and flash erasable programmable read only memories (EEPROMs) because of their low writing voltages, faster writing speeds, better endurance, and potentially fewer processing steps.¹ $\text{SrBi}_2\text{Ta}_2\text{O}_9$, which is one of the bismuth layered-structure compounds, is the most promising candidate for FRAMs with high fatigue endurance and good memory retention. In terms of integration, a one transistor-one capacitor (1T-1C) memory cell structure has been suggested for the realization of high-density ferroelectric memory devices.² The basic structure of 1T-1C cell requires the bottom electrode of the ferroelectric capacitor to be in direct electrical contact with the source/drain of the transistor. The interface reactions between ferroelectric oxide materials and silicon make it difficult to obtain a good ferroelectric/Si interface. For 1T/1C cell designs, electrode materials, such as TiN, which are compatible with both Si and the underlying capacitor electrode must be used. However, the realization of a commercially viable nonvolatile FRAM technology based on SBT has been hampered by problems related to high processing temperature ($>750\text{ }^\circ\text{C}$), low P_r , and low Curie temperature which make the direct integration into high density CMOS devices extremely difficult. The rapid oxidation of TiN, which is the industry standard diffusion barrier between metals and Si, results in large volume expansion and degradation of electrical contact and makes it unsuitable for ferroelectric materials which require processing temperatures greater than $500\text{ }^\circ\text{C}$. Several metal/metal oxide structures are being investigated to find a suitable electrode/diffusion barrier combination with low resistivity, good adhesion, excellent diffusion barrier properties, good thermal stability, and high chemical corrosion resistance.^{1,3-6} However, these electrode or electrode/barrier materials are reported to be stable up to $700\text{ }^\circ\text{C}$ which is lower than the commonly reported processing temperature of SBT ($750\text{-}800\text{ }^\circ\text{C}$) and, for that reason, fewer studies have been focused on the effects of electrode/diffusion barrier materials on the properties of SBT thin films for the realization of high density memories.⁷

In this chapter, we report on the properties of a low temperature processed $0.7\text{SrBi}_2\text{Ta}_2\text{O}_9\text{-}0.3\text{Bi}_3\text{TaTiO}_9$ (0.7SBT-0.3BTT) solid solution thin films fabricated directly on n^+ -poly Si substrates with Pt-Rh (10% Rh) and Pt-Rh- O_x as electrode and diffusion barrier layers, respectively. Pt-Rh- O_x /Pt-Rh/Pt-Rh- O_x electrode-barrier structure which acts as an

electrode as well as diffusion barrier for integration of the ferroelectric capacitors directly onto silicon was reported to show good electrical conductivity, high temperature stability, excellent diffusion barrier up to high processing temperatures (~ 700 °C), and good adhesion with the ferroelectric thin film (PZT) and Si substrate.⁸ Here, Pt-Rh is the electrode layer, bottom Pt-Rh-O_x is the diffusion barrier layer, and the top Pt-Rh-O_x layer is the fatigue reduction layer. This electrode-barrier structure becomes even simpler for layered perovskite materials due to their excellent fatigue endurance characteristics. Recently, thin films of solid-solution of bismuth layered structure materials were reported to show significant improvement in ferroelectric properties as compared to SBT thin films, especially at a low processing temperature of 650 °C.⁹ Hence, the solid solution thin films were fabricated on electrode-barrier structure to evaluate their potential for high-density ferroelectric memories integrated directly on silicon.

6.3. EXPERIMENT

The electrode-diffusion barrier layers were deposited on n⁺-poly Si substrates by an *in situ* reactive rf sputtering process, details of which are described elsewhere.⁸ The ferroelectric 0.7SBT-0.3BTT layer was deposited by metalorganic solution deposition technique using carboxylate-alcoxide precursors.⁹ Prior to the deposition of the electrode-barrier layers, the silicon substrates were cleaned by a room-temperature technique entitled spin-etching¹⁰ to remove the native silicon oxide and make the substrate surface hydrogen terminated. The precursor films were coated onto various substrates by spin coating and pyrolyzed at 350 °C. The post-deposition annealing of the films was carried out at 650 °C for one hour in an oxygen atmosphere. The thickness of the films, as determined by spectroscopic ellipsometry, was about 2400 Å. The structure and surface morphology of the films were determined by x-ray diffraction (XRD) and atomic force microscopy (AFM). The electrical measurements were conducted on films in Pt-Rh/0.7SBT-0.3BTT/Pt-Rh (metal-ferroelectric-metal) and Pt-Rh/0.7SBT-0.3BTT/Pt-Rh/Pt-Rh-O_x/n⁺-poly Si (metal-ferroelectric-metal-oxide-silicon) configurations. Top Pt-Rh electrodes (10 % Rh), area = 3.0×10^{-4} cm², were deposited through a shadow mask by rf sputtering. The films were annealed at 600 °C for 2 min after top electrode deposition to get good electrical contact. The bottom metal electrode of metal-ferroelectric-metal (MFM) capacitors was accessed by etching the 0.7SBT-0.3BTT thin films while conducting silver adhesive paint

was applied to the back surface of silicon substrate after etching to make electrical contact on MF MOS capacitors.

6.4. RESULTS AND DISCUSSION

The structure of the films was analyzed by x-ray diffraction (XRD). The XRD patterns were recorded on a Scintag XDS 2000 diffractometer using CuK_{α} radiation at 40 kV. Figure 6-1 shows the XRD pattern of 0.7SBT-0.3BTT thin film annealed at 650 °C for 60 min. It was possible to obtain a well-crystallized perovskite phase at an annealing temperature of 650 °C. The films annealed at 600 °C were also well crystallized with no evidence of secondary phases but did not show any appreciable ferroelectric properties due to small grain sizes. The intensity and sharpness of the peaks in the XRD pattern of present films was comparable to those deposited on Pt-coated Si wafers indicating similar order of crystallization.⁹ The surface morphology of the 0.7SBT-0.3BTT thin films on Pt-Rh electrode was analyzed by Digital Instrument's Dimension 3000 atomic force microscope (AFM) using tapping mode with amplitude modulation. The scan area was $1 \times 1 \mu m^2$. The surface morphology of the films was smooth, as shown in Fig. 6-2, with no cracks and defects. The films exhibited a dense microstructure and fine grain size. The average surface roughness of the films was found to be less than 20 nm. The surface morphology of the films deposited on Pt-Rh electrodes showed more uniform grain growth as compared to films deposited on Pt-coated Si substrates where large elongated grains were observed along with small grains.⁹ The solid solution thin films showed significantly enhanced grain size on electrode-barrier structure as compared to SBT thin films at a low annealing temperature of 650 °C. The average grain size was about 130 nm, which is comparable to average grain size observed for films deposited on Pt-coated Si wafers under similar annealing temperature conditions.

The dielectric properties of 0.7SBT-0.3BTT thin films were measured with an HP 4192A impedance analyzer at room temperature. The dielectric measurements were conducted on films in Pt-Rh/0.7SBT-0.3BTT/Pt-Rh (MFM) and Pt-Rh/0.7SBT-0.3BTT/Pt-Rh/Pt-RhO_x/n⁺-poly Si (MF MOS) configurations to analyze the diffusion barrier/n⁺-poly Si interfacial characteristics. Figure 6-3 shows the dielectric constant, ϵ_r , and loss factor, $\tan \delta$, of MFM and MF MOS capacitors, processed at 650 °C, as a function of frequency. The measured small signal dielectric




Figure. 6-1. X-ray diffraction pattern of $0.7\text{SrBi}_2\text{Ta}_2\text{O}_9\text{-}0.3\text{Bi}_3\text{TaTiO}_9$ thin films deposited on electrode-barrier/ n^+ -poly Si structure and annealed at 650 °C for 60 min.




Figure. 6-2. AFM photograph of $0.7\text{SrBi}_2\text{Ta}_2\text{O}_9\text{-}0.3\text{Bi}_3\text{TaTiO}_9$ thin film deposited on Pt-Rh/Pt-Ph- O_x/n^+ -poly Si structure and annealed at 650°C for 60 min.




Figure. 6-3. Dielectric properties of (a) Pt-Rh/0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉/Pt-Rh and (b) Pt-Rh/0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉/Pt-Rh/Pt-Ph-O_x/n⁺-poly Si capacitors

constant values for MFM and MFMOS capacitors were 159 and 158, respectively, at a frequency of 100 KHz. The dielectric constant was found to be slightly smaller for MFMOS capacitors indicating the presence of an oxide layer at the diffusion barrier/n⁺-poly Si interface. However, the thickness of the oxide layer was found to be about 1.6 nm indicating that the combination of spin-etching and the Pt-Rh-Ox diffusion barrier were effective in minimizing the oxide growth at the interface. Such a thin oxide layer should not screen the electrical response of the ferroelectric thin film through the n⁺-poly Si substrate. The observed dielectric constant values did not show any appreciable frequency dispersion when measured in MFM and MFMOS configurations indicating the absence of any appreciable resistance in series with the electrodes. The dissipation factor of both MFM and MFMOS capacitors was found to be about 1.7 % at 100 kHz. However, the dielectric loss for the MFMOS capacitors was found to increase more rapidly with frequency than that of MFM capacitors at frequencies higher than 100 kHz indicating an increase in series resistance of the capacitors as a result of oxide growth at the interface.

Ferroelectric hysteresis measurements were conducted on 0.24- μm -thick 0.7SBT-0.3BTT films in both MFM and MFMOS configurations at room temperature using standardized RT66A ferroelectric test system. Figure 6-4 shows typical hysteresis loops of films annealed at 650 °C. The measured remanent polarization ($2P_r$) values for MFM and MFMOS capacitors were 12.6 $\mu\text{C}/\text{cm}^2$ and 11.5 $\mu\text{C}/\text{cm}^2$, respectively, at an applied electric field of 200 kV/cm. The coercive field (E_c) values for both configurations were about 80 kV/cm. The high value of P_r on Pt-Rh/Pt-Rh-Ox electrode-barrier structure, comparable to the value obtained on Pt-coated Si substrates, indicated good film/electrode-barrier/n⁺-poly Si interfacial characteristics.⁹ The leakage current density of 0.7SBT-0.3BTT thin films was lower than 10^{-7} A/cm² at an applied electric field of 200 kV/cm, indicating good insulating characteristics. The polarization switching endurance tests were performed using an externally generated square wave with amplitude of ± 200 kV/cm and a frequency of 500 kHz. Figure 6-5 shows the decay of the remanent polarization as a function of polarization reversing switching cycles. Both MFM and MFMOS capacitors exhibited similar fatigue characteristics with less than 10 % decay in remanent polarization after about 10^{11} switching cycles suggesting the suitability of 0.7SBT-0.3BTT thin films and Pt-Rh/Pt-Rh-O_x electrode-barrier for the fabrication of reliable high density nonvolatile memories.

6.5. CONCLUSIONS




Figure. 6-4. Ferroelectric hysteresis properties of (a) Pt-Rh/0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉/Pt-Rh and (b) Pt-Rh/0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉/Pt-Rh/Pt-Ph-O_x/n⁺-poly Si capacitors.




Figure. 6-5. Fatigue behavior of (a) Pt-Rh/0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉/Pt-Rh and
 (b) Pt-Rh/0.7SrBi₂Ta₂O₉-0.3Bi₃TaTiO₉/Pt-Rh/Pt-Ph-O_x/n⁺-poly Si capacitors

polycrystalline 0.7SBT-0.3BTT thin films were successfully produced on n⁺-poly Si substrates at a low processing temperature of 650 °C by metalorganic solution deposition technique using Pt-Rh/Pt-Rh-O_x electrode-barrier layers. The ferroelectric test capacitors showed excellent dielectric, insulating, and ferroelectric properties. The dielectric values did not show any appreciable dispersion with frequency up to about 1 MHz indicating good ferroelectric/electrode-barrier/n⁺-Si interfacial characteristics. The typical measured $2P_r$ and E_c values were 11.5 $\mu\text{C}/\text{cm}^2$ and 80 kV/cm, respectively, at an applied electric field of 200 kV/cm. At this bias, the leakage current density was lower than 10^{-7} A/cm². The switching degradation of the polarization state was found to be less than 10 % after about 10^{11} polarization reversing switching cycles. Low processing temperature of 650 °C, good structural, insulating, and ferroelectric properties of 0.7SBT-0.3BTT thin films, and excellent barrier properties of the multilayer electrode structure show promise for the integration of ferroelectric capacitors in the very large scale integrated nonvolatile random access memory cell structures.

6.6. REFERENCES

1. S. Sinharoy, H. Buhay, D. R. Lampe, and M. H. Francombe, *J. Vac. Sci. Technol.* **A10**, 1554 (1992).
2. S. Yokoyama, Y. Ito, K. Ishihara, K. Hamada, S. Ohnishi, J. Kudo, and K. Sakiyama, *Jpn. J. Appl. Phys.* **34**, 767 (1995).
3. R. Ramesh, H. Gilchrist, T. Sands, V. G. Keramidas, R. Hakenaasen, and D. K. Fork, *Appl. Phys. Lett.* **61**, 1537 (1992).
4. T. Nakamura, Y. Nakao, A. Kamisawa, and H. Takasu, *Jpn. J. Appl. Phys.* **33**, 5207 (1994).
5. T. Hirai, K. Teramoto, K. Nagashima, H. Koike, S. Matsuno, S. Tanimoto, and Y. Tarui, *Jpn. J. Appl. Phys.* **35**, 4016 (1996).
6. H. N. Al-Shareef, B. A. Tuttle, W. L. Warren, D. Dimos, M. V. Raymond, and M. A. Rodriguez, *Appl. Phys. Lett.* **68**, 272 (1996).
7. Y. Okada, I. Koiwa, K. Ashikaga, and K. Kaifu, *IEEE Trans. Electron.* **E81-C**, 560 (1998).
8. H. D. Bhatt, S. B. Desu, D. P. Vijay, Y. S. Hwang, X. Zhang, and M. Nagata, *Appl. Phys. Lett.* **71**, 719 (1997).
9. S. B. Desu, P. C. Joshi, X. Zhang, and S. O. Ryu, *Appl. Phys. Lett.* **71**, 1041 (1997).

10. D. B. Fenner, D. K. Biegelsen, and R. D. Bringans, *J. Appl. Phys.* **66**, 419 (1989).

VITA

Sang-Ouk Ryu

Sang-Ouk Ryu was born and raised in South Korea. He completed his undergraduate studies in Inorganic Materials Engineering in 1992 from Kyungpook National University. In 1993, he joined the Department of Ceramic Engineering at University of Missouri-Rolla. He studied sol-gel processed ceramic bulk materials at there. He received his M.S. degree in 1994 from the department. He then started his doctoral research in the Department of Materials Engineering Science at Virginia Polytechnic Institute and State University under supervision of Dr. Seshu B. Desu. Most of his work is related with high density ferroelectric memory devices using bismuth layered structure materials.