

References

- 1 <http://www.irf.com>.
- 2 T. Schuetze, H. Berg and O. Schilling, "The New 6.5kV IGBT Module: A Reliable Device for Medium Voltage Applications," PCIM Conference, March 12-15, 2002, Shanghai, China.
- 3 A. Hamidi, S. Kaufmann and E. Herr, "Increased Lifetime of Wire Bonding Connections for IGBT Power Modules," Proceedings, 16th Annual IEEE Applied Power Electronics Conference and Exposition, APEC 2001, Vol. 2, pp. 1040-1044, China, 2001.
- 4 E. Herr, R. Schlegel, A. Hamidi and R. Zehringer, "Lopak IGBT Modules - Inverter Reliability Benefits," Technical paper from ABB Semiconductors, www.abbsemi.com.
- 5 R. R. Tummala, E. J. Rymaszewski and A. G. Klopfenstein, Microelectronics Packaging Handbook, Part II, Semiconductor Packaging, Chapman & Hall, 1996, p. 12.
- 6 S. Wen and G. Lu, "Finite-element Modeling of Thermal and Thermomechanical Behavior for Three-dimensional Packaging of Power Electronics Modules," Proceeding of the 7th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, Vol. II, May 23-26, 2000, Las Vegas, Nevada, USA, pp. 303-309.
- 7 Eupec, a power semiconductor producer, www.eupec.com.
- 8 H. Matsuda, M. Hiyoshi and N. Kawamura, "Pressure Contact Assembly Technology of High Power Devices," IEEE International Symposium on Power Semiconductor Devices and ICs, 1997, pp. 17-24.
- 9 J. Onuki, M. Koizumi and M. Suwa, "Reliability of Thick Al Wire Bonds in IGBT Modules for Traction Motor Drives," IEEE Transactions on Advanced Packaging, Vol. 23, No. 1, FEBRUARY 2000.
- 10 The Nordic Electronics Packaging Guideline, at <http://extra.ivf.se/ngl/>.
- 11 <http://www.eccb.org/pbps/tg/wirebond.htm>
- 12 R. R. Tummala, E. J. Rymaszewski and A. G. Klopfenstein, Microelectronics Packaging Handbook, Part II, Semiconductor Packaging, Chapman & Hall, 1996, p. 191.
- 13 H. Zeller, "High Power Components from the State of the Art to Future Trends," PCIM '98.
- 14 S. D. Prough and J. Knobloch, "Solderless Construction of Large Diameter Silicon Power Devices," Proc. of IAS, 1997, pp. 817-821.
- 15 A. Schweizer, et al. "High Power GTOs with Free Floating Silicon Technology," Proc. of EPE, 1989, pp749-753.
- 16 H. Matsuda, et al. "Design Optimization for Improved High Power GTO Switching Characteristics with 'Alloy Free Technology'," Proc. of ISPSD, 1990, pp240-245.
- 17 H. Matsuda, et al, "High Power GTOs: Present Status and Future Trends," Proc. of Symposium Tokyo CIGRE, 1995, pp. 600.05.1-600.05.6.
- 18 ABB Databook, 2001, ABB Semiconductors, at www.abb.com.

- 19 B. Ozmat, C. S. Korman, P. McConnelee, M. Kheraluwala, E. Delgado and R. Fillion, "New Power Module Packaging for Enhanced Thermal Management," Proc., 7th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, Las Vegas, Nevada, May 2000, Vol. II. pp. 287-296.
- 20 Z. Liang, F. C. Lee, J. D. van Wyk and G.-Q. Lu, "Embedded Power Technology for IPEMs Packaging Applications," 2001 CPES Power Electronics Seminar, Virginia Tech, April 2001.
- 21 L. F. Miller, "Controlled Collapse Reflow Chip Joining," IBM J. Res. Devel., 13, 1969, pp. 239-250.
- 22 L. F. Miller, "Joining Semiconductor Devices with Ductile Pads," 1968 Hybrid Microelectronics Symposium, Chicago, Oct. 29, 1968.
- 23 K. C. Norris and A. H. Landzberg, "Reliability of Controlled Collapse Interconnections," IBM, J. Res. Develop. 13(3), May 1969, pp. 266-271.
- 24 L. S. Goldmann, "Geometric Optimization of Controlled Collapse Interconnections," IBM, J. Res. Develop. 13, May 1969.
- 25 Y. Fujita, A. Hirakawa, H. Shibuya and S. Hattori, "Development of Flip Chip BGA," Oki Technical Review, No. 158, Vol. 63, April 1997 (www.obd.com/oki/otr/html/nf/otr-158-18.html).
- 26 http://www.suss.com/products/appnotes/laser_diodes.htm.
- 27 A. Bindra, "BGA MOSFETs Keep Their Cool At High Power Levels," Electronic Design, Sept. 20, 1999.
- 28 J. Klein, "Bottomless SO-8 Package Boosts MOSFET Performance," PCIM, May 2000, p. 110.
- 29 H. Schofield and M. Standing, "Assembly of FlipFET™ Devices," International Rectifier Application Note AN-1011.
- 30 X. Liu and G.-Q. Lu, "Chip-Scale Packaging of Power Devices and its Application in Integrated Power Electronics Modules," Proceedings, 50th Electronic Components and Technology Conference, Las Vegas, Nevada, USA, May 21-24, 2000.
- 31 <http://www.fairchildsemi.com/products/logic/bga/>.
- 32 Fairchild Semiconductor International Press Release, Jan. 2000, Sunnyvale, California.
- 33 Internal Rectifier, "Assembly of FlipFet Devices," Application Note 1011, 2001.
- 34 P. Mannion, MOSFETs Break out of the Shackles of Wirebonding, Electronic Design, March 22, 1999, p. 36.
- 35 A. Sawle, M. Standing, T. Sammon and A. Woodworth, "DirectFET - A Proprietary New Source Mounted Power Package for Board Mounted Power," International Rectifier, Oxted, Surrey, England (www.irf.com).
- 36 V. Temple, "ThinPak Technology Shrinks Power Modules, Power Hybrids and Ultra-High Speed Switching Devices," PCIM, May 2000, pp. 32-38.

- 37 K. Xing, Modeling, Analysis and Design of Distributed Power Electronics System Based on Building Block Concept, Ph.D. dissertation, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, May 1999.
- 38 T. Ericson, "New Power Switch Packaging Technologies," PCIM, May 2000, pp. 28-30.
- 39 P. Lall, M. G. Pecht and E. B. Hakim, Influence of Temperature on Microelectronics and System Reliability, CRC Press, 1997.
- 40 E. Wolfgang, PCIM'99, Nuremberg, Germany.
- 41 S. Sumi, K. Ohga and K. Shirai, "Thermal fatigue failures of large scale package type power transistor modules," Proceedings, Int. Symp. Testing Failure Anal., 1989, pp. 309-322.
- 42 K. Ohga, "Failure analysis of bonding wires in power transistor modules," Proceedings, Int. Symp. Testing Failure Anal., 1991, pp. 237-247.
- 43 S. Wen, Thermal and Thermomechanical Analyses of Wire Bond vs. Three-dimensionally Packaged Power Electronics Modules, Master Thesis, Virginia Tech, Blacksburg, VA, December 1999.
- 44 F. C. Lee, et al, A National Science Foundation Engineering Research Center, First Annual Report, March 1999.
- 45 S. Wen, D. Huff and G.-Q. Lu, "Dimple-Array Interconnect Technique for Packaging Power Semiconductor Devices and Modules," the 13th International Symposium on Power Semiconductor Devices & ICs, Osaka, Japan, June 4-7, 2001.
- 46 B. Chandran, D. Goyal and J. Thomas, "Effect of Package Design and Layout on BGA Solder Joint Reliability of an Organic C4 Package," Proceedings, 51st Electronic Components and Technology Conference, 2001.
- 47 R. Estes, "Solderless Flip Chip Using Polymer Flip Chip Processes," Polymer Flip Chip Corporation, Billerica, MA.
- 48 <http://www.flipchip.com>.
- 49 R. Satoh, K. Arakawa, M. Harada and K. Matsui, "Thermal Fatigue Life of Pb-Sn Alloy Interconnections," IEEE Trans. CHMT, 14(1), March 1991, pp.224-232.
- 50 K. Siddabattula, Electromagnetic Modeling of Packaging Layout in Power Electronic Modules, Master thesis, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA, Dec. 1999.
- 51 Microsemi, at <http://www.microsemi.com>
- 52 J. He, V. Mehrotra and M.C. Shaw, "Thermal Design and Measurement of IGBT Power Modules: Transient and Steady-State," IEEE IAS Conference Proceedings, 34th Annual Mtg., Phoenix, AZ, Oct. 1999.
- 53 X. Liu, S. Haque and G.-Q. Lu, "Three-dimensional Flip-chip on Flex Packaging for Power Electronics Applications," Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on], Vol. 24 Issue: 1, Feb 2001, pp.1-9.

- 54 J. H. Lau, editor, Ball Grid Array Technologies, McGraw-Hill, 1995.
- 55 R. Joshi, R. Manatad and C. Tangpuz, "Flip Chip in Leaded Molded Package (FLMP)," Proceedings, 51st Electronic Components and Technology Conference, 2001, pp. 1009-1012.
- 56 R. Joshi, H. Granada and C. Tangpuz, "MOSFET BGA Package," Proceedings, 50th Electronic Components and Technology Conference, 2000, pp. 944-947.
- 57 S. Wen and G.-Q. Lu, "Finite-element Modeling of Thermal and Thermomechanical Behavior for Three-dimensional Packaging of Power Electronics Modules," Proceedings of the 7th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems, Vol. II, May 23-26, 2000, Las Vegas, Nevada, USA, pp. 303-309.
- 58 S. Haque, K. Siddabattula, M. Craven, S. Wen, X. Liu, D. Boroyevich and G.-Q. Lu, "Design Issues of a Three-dimensional Packaging Scheme for Power Modules," Microelectronics Reliability 41, 2001, pp. 295-305.
- 59 R. R. Tummala, E. J. Rymaszewski and A. G. Klopfenstein, Microelectronics Packaging Handbook, Part I, Technology Drivers, Chapman & Hall, 1996, pp. 284.
- 60 www.matweb.com
- 61 G.-Q. Lu and S. S. Wen, United States Patent Application No. 20020030276.
- 62 R. R. Tummala, E. J. Rymaszewski and A. G. Klopfenstein, Microelectronics Packaging Handbook, Part I, Technology Drivers, Chapman & Hall, 1996, pp. 283-285.
- 63 Metallurgy Division, Materials Science and Engineering Laboratory, National Institute of Standards and Technology, <http://www.metallurgy.nist.gov/phase/solder/solder.html>
- 64 B. Z. Hong and S. K. Ray, "Ceramic Column Grid Array Technology with Coated Solder Columns," Electronic Components and Technology Conference, 2000.
- 65 M. Fenner, "Soldering Flip Chip and BGA Packages," Chip Scale Review, Oct. 2001, pp. 52-55.
- 66 B. Z. Hong, "Thermal Fatigue Analysis of a CBGA Package with Lead-free Solder Fillets," InterSociety Conference on Thermal Phenomena, Seattle, WA, USA, May 6, 1998, pp. 220-228.
- 67 K. N. Chiang, H. C. Cheng and C. M. Liu, "A Comparison of Thermal Stress/Strain Behavior of Ellipse/Round Solder Pads," InterPACK '99, in Advances in Electronic Packaging, Maui, HI: ASME, 1999, Vol. EEP-26-1, pp. 413-418.
- 68 S. M. Heinrich, P. E. Liedtke, N. J. Nigro, A. F. Elkouh and P. S. Lee, "Effect of Chip and Pad Geometry on Solder Joint Formation in SMT," J. Electron. Packag., Vol. 115, 1993, pp. 433-439.
- 69 K. A. Brakke, Surface Evolver Manual, Version 2.14, Minneapolis, 1999 and website <http://www.susqu.edu/brakke/>.
- 70 D. S. Patterson, P. Elenius and J. A. Leal, "Wafer Bumping Technologies - A Comparative Analysis for Solder Deposition Processes and Assembly Considerations," InterPack '97, EEP, Vol. 19-1 and Advances in Electronic Packaging, June 15-19, 1997, pp. 337-351.

- 71 D. Banks et al., "Second-Level Assembly of Column Grid Array Packages," Proceedings of Surface Mount International, 1993, pp. 92-98.
- 72 S. K. Ray, H. Quinones, S. Iruvanti, E. Atwood and L. Walls, "Ceramic Column Grid Array (CCGA) Module for a High-performance Workstation Application," Proceedings, 47th Electronic Components and Technology Conference, 1997, pp. 319-324.
- 73 B. Z. Hong and S. K. Ray, "Ceramic column grid array technology with coated solder columns," Proceedings, the 50th Electronic Components & Technology Conference, 2000, pp. 1347 –1353.
- 74 R. N. Master, M. S. Cole, G. B. Martin, and A. Caron, "Ceramic column grid array for flip chip applications," Proceedings, 45th Electronic Components and Technology Conference, 1995, pp. 925 – 929.
- 75 B. Keser, B. Yeung, J. White and T. Fang, "Encapsulated Double-Bump WL-CSP: Design and Reliability," Proceedings, 51st Electronic Components and Technology Conference, 2001.
- 76 B. Keser and T. Fang, "Creation of a New Wafer Level Package," Proceedings of IMAPS ATW on CSP, September 2000.
- 77 B. Keser and T. Fang, "Stress Compensation Composition and Semiconductor Component Formed Using the Stress Compensation Composition," U. S. patent pending, June 1999.
- 78 J. Baliga, "Wafer-Level Packages to Include Solder Ball Support," Semiconductor International 23 (13), 2000, p. 58.
- 79 J. Simon and H. Reichl, "Board Level Reliability of a Waferlevel CSP Using Stacked Solder Spheres and a Solder Support Structure (S³)," Proceedings, 50th Electronic Components and Technology Conference, Las Vegas, 2000.
- 80 S. Rzepka, E. Höfer, J. Simon, E. Meusel and H. Reichl, "Stress Analysis and Design Optimization of a Wafer-Level CSP by FEM Simulations and Experiments," Proceedings, 51st Electronic Components and Technology Conference, May 2001.
- 81 M. Paulasto, H. Wieser, T. Hauck and C. Trigas, "Multichip SMT Power Package for Automotive Market," Proceedings, 50th Electronic Components & Technology Conference, 2000, pp. 925-931.
- 82 T. Burnette, Z. Johnson, T. Koschmieder and W. Oyler, "Underfilled BGAs for a Variety of Plastic BGA Package Types and the Impact on Board-Level Reliability," Proceedings, 51st Electronic Components and Technology Conference, May 2001.
- 83 L. Chen, Q. Zhang, G. Wang, X. Xie and Z. Cheng, "The effects of underfill and its material models on thermomechanical behaviors of a flip chip package," IEEE Trans. Advanced Packaging, Vol. 24 Issue: 1, Feb. 2001, pp. 17-24.
- 84 N. Okinaga, H. Kuroda and Y. Nagai, "Excellent Reliability of Solder Ball Made of a Compliant Plastic Core," Proceedings, IEEE 51st Electronic Components and Technology Conference, 2001.
- 85 United States Patent No. 6,073,829.

- 86 D. Francis and L. Jardine, Contributing Editors, "A Critical Review of the Top CSP Patents," *Chip Scale Review*, Nov./Dec. 2001, pp. 55-61.
- 87 L. S. Goldmann, "Geometric Optimization of Controlled Collapse Interconnections," *IBM J. Res. Develop.*, Vol. 13, No. 3, May 1969, pp. 251-265.
- 88 Allflex Inc. at <http://www.allflexinc.com>.
- 89 K. A. Stalter, R. A. Jackson and D. C. Linnell, "Low-Cost, High Reliability Flip-Chip Removal for Multichip Modules," *IBM MicroNews*, Vol. 5, No. 4, 1999.
- 90 Kulike & Soffa's Flip Chip Division, "Standard Flip Chip Design Guide," 2001.
- 91 "Tutorial 1. Introduction to Flip Chip," <http://www.flipchips.com/tutorials.html>.
- 92 L. Mercado and V. Sarihan, "Predictive Design of Flip-Chip PBGA for High Reliability and Low Cost," *Proceedings, 49th Electronic Components and Technology Conf.*, San Diego, CA, June 1999.
- 93 A. Schubert, R. Dudek, B. Michel and H. Reichl, "Materials Mechanics and Mechanical Reliability of Flip Chip Assemblies on Organic Substrates," *Proceedings, Int'l Symposium on Advanced Packaging Materials*, 1997, pp.106-109.
- 94 J. H. Lau, S.-W. Lee and C. Chang, "Effects of Underfill Material Properties on the Reliability of Solder Bumped Flip Chip on Board with Imperfect Underfill Encapsulants," *Proceedings, IEEE Trans. Components and Packaging Tech.*, Vol. 23, No. 2, June 2000, pp. 323-333.
- 95 J. Nysaether, P. Lundström and J. Liu, "Measurements of Solder Bump Lifetime as a Function of Underfill Material Properties," *IEEE Trans. Components, Packaging and Manuf. Tech., Part A*, Vol. 21, No. 2, June 1998, pp. 281-287.
- 96 P. Su, S. Rzepka, M. Korhonen and C.Y. Li, "The Effects of Underfill on the Reliability of Flip Chip Solder Joints," *J. Electronic Materials*, Vol. 28, No. 9, 1999, pp.1017-1022.
- 97 V. Gektin and A. Bar-Cohen, "Coffin-Manson Fatigue Model of Underfilled Flip-Chips," *IEEE Trans. Components, Packaging and Manuf. Tech., Part A*, Vol.20, No. 3, Sept. 1997, pp. 317-325.
- 98 D. Medaule, Y. Arita and Y. Yu, "Latest Technology Improvements of Mitsubishi IGBT Modules," Mitsubishi Electric Corporation.
- 99 H. Berg and E. Wolfgang, "Advanced IGBT modules for Railway Traction Applications: Reliability Testing," *Microelectronics Reliability*, Vol. 38, 1998, 1347-1352.
- 100 J. He, M. C. Shaw, W. L. Morris, J. Mather and N. Sridhar, "Reliability in Large Area Solder Joint Assemblies and Effects of Thermal Expansion Mismatch and Die Size," *Int. J. Microcirc. & Electron. Packag.*, Vol. 21, 1998, pp. 297-305.
- 101 E. Suhir, "Stresses in Adhesively Bonded Bi-material Assemblies Used in Electronic Packaging," *Proceedings, the Materials Research Society Spring Meeting, Palo Alto, CA*, Vol. 72, 1986, pp. 133-138.

- 102 J.-M. Thebaud, E. Woïrgard, C. Zardini and K.-H. Sommer, "Extensive Fatigue Investigation of Solder Joints in IGBT High Power Modules," Proceedings, 50th Electronic Components & Technology Conference, 2000.
- 103 A. Morozumi, K. Yamada, T. Miyasaka and Y. Seki, "Reliability of Power Cycling for IGBT Power Semiconductor Modules," Proceedings, IEEE, 36th Industry Applications Conference, Vol. 3, 2001, pp. 1912-1918.
- 104 P. Rey, E. Woïrgard, J.-M. Thebaud and C. Zardini, "Evaluation of the Creep of the Sn62/Pb36/Ag2 Solder Alloy by the Measurement of the Stresses in a Silicon Die," IEEE Trans. Components, Packaging and Manufacturing Technology, Part A, Vol. 21, Issue: 2, June 1998, pp. 365–372.
- 105 A. Hamidi, S. Kaufmann, E. Herr, "Increased lifetime of wire bonding connections for IGBT power modules," Proceedings, 16th Annual Applied Power Electronics Conference and Exposition, Vol. 2, 2001, pp. 1040–1044.
- 106 J. Onuki, M. Koizumi and M. Suwa, "Reliability of Thick Al Wire Bonds in IGBT Modules for Traction Motor Drives," Advanced Packaging, IEEE Transactions on [see also Components, Packaging and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on], Vol. 23 Issue: 1, Feb. 2000, pp. 108–112.
- 107 P. Jacob, et al., "Reliability Testing and Analysis of IGBT Power Semiconductor Modules," Proceedings, the 20th International Symposium for Testing and Failure Analysis, Nov. 1994.
- 108 M.-H. Poech, K.J. Dittmer and D. Gabisch, "Investigations on the Damage Mechanism of Aluminum Wire bonds used for High Power Applications," Proceedings, EUPAC '96, pp. 128-131.
- 109 JEDEC Standard No. 22-A104-B, JEDEC Solid State Technology Association 2000, Arlington Virginia, USA.
- 110 EIA/JEDEC Standard, EIA/JESD22-A104-B, Electronic Industry Association, Feb. 1996.
- 111 M. Held, P. Jacob, G. Nicoletti, P. Scacco and M.-H. Poech, "Fast Power Cycling Test for IGBT Modules in Traction Application," Proceedings, International Conference on Power Electronics and Drive Systems, Vol. 1, 1997, pp. 425-430.
- 112 U. Scheuermann and E. Herr, "A Novel Power Module Design and Technology for Improved Power Cycling Capability," Semikron website at <http://www.semikron.com>.
- 113 Discussion with Dr. Thomas Schuetze by email, Jan. 10, 2002.
- 114 Y. Uegai, S. Tani, A. Inoue, S. Yoshioka and K. Tamura, "Method of Fatigue Life Prediction for Surface Mount Solder Joints of Electronic Devices by Mechanical Fatigue Test," Adv. Electron. Packaging, 4-1, 1993, pp. 493-498.
- 115 H. Doi, K. Kawano, R. Minamitani, T. Hatsuda and T. Hayashida, "Development of Mechanical Fatigue Test Method for Flip-chip Solder Joints," Proceedings, Electronic Components and Technology Conference, 1992, pp. 167-170.

- 116 J. Zhu, S. Quander and T. Reinikainen, "Global/Local Modeling for PWB Mechanical Loading," Proceedings, the 51st Electronic Components and Technology Conference, 2001, pp. 1164 –1169.
- 117 R. R. Tummala, E. J. Rymaszewski and A. G. Klopfenstein, Microelectronics Packaging Handbook, Part I, Technology Drivers, Chapman & Hall, 1996, pp. 470-471.
- 118 R. Darveaux and K. Banerji, "Constitutive Relations for Tin-based Solder Joints," IEEE Trans. Components, Hybrids and Manufacturing Technology, Vol. 15, No. 6, Dec. 1992.
- 119 J. E. Semmens and L. W. Kessler, "Further investigation into the use of acoustic micro imaging for analyzing flip chip integrity and failure modes," International Conference on Multichip Modules, 1997, pp. 165-169.
- 120 J. He et al, "Effects of Plasticity on Reliability in Multilayered Electronic Packages," IThERM Conference Proceedings, Las Vegas, May 2000.
- 121 Sonix, Inc. at <http://www.sonix.com>.
- 122 J. Sigmund and M. Kearney, "Tomographic Acoustic Micro Imaging (TAMI)TM Improves Acoustical Analysis of Flip Chip Packages," <http://www.sonix.com>.
- 123 Samsung Electronics, <http://www.samsungelectronics.com>.
- 124 Lixi Inc., <http://www.lixi.com>.
- 125 X-Tek UK, <http://www.xtek.co.uk>.
- 126 A. Krum, "Measuring Thermal Resistance – An Exploration of Direct or Indirect Techniques," Advanced Packaging, May 1999, pp. 28-34.
- 127 <http://www.metallographic.com/>.
- 128 Course notes for Engineering Materials, Chemistry Engineering, University of Rhode Island, <http://www.egr.uri.edu/che/course/che333/CHE333%20Lab.pdf>.
- 129 <http://mse.iastate.edu/microscopy/beaminteractions.html>.
- 130 <http://klara.met.kth.se/pd/element/Al-Si.html>.
- 131 A. Syed, "Predicting Solder Joint Reliability for Thermal, Power and Bend Cycle Within 25% Accuracy," Proceedings, 51st Electronic Components and Technology Conference, pp.255-263, 2001.
- 132 P. Jacob, M. Held, P. Scacco and W. Wu, "Reliability Testing and Analysis of IGBT Power Semiconductor Modules," IEE Colloquium on IGBT Propulsion Drives, 1995.
- 133 Email discussion with Teri Penn, Sonix, Inc.
- 134 C. S. Desai and T. Kundu, Introduction to Finite Element Method, CRC Press LLC.
- 135 T. Rose, Manager of MSC.Nastran Training and Support, email discussion of MSC.Software forum, MSC.Software Corporation.
- 136 W. W. Lee, L. T. Nguyen and G. S. Selvaduray, Solder Joint Fatigue Models: Review and Applicability to Chip Scale Packages, Microelectronics Reliability 40, 2000, pp.231-244.

- 137 T. J. Kilinski, J. R. Lesniak and B. I., Sandor, "Modern Approaches to Fatigue Life Prediction of SMT Solder Joints," in John Lau, editor, Solder Joint Reliability Theory and Applications, Van Nostrand Reinhold, 1991, New York.
- 138 B. Z. Hong and T.-D. Yuan, "Integrated Flow-Thermomechanical and Reliability Analysis of a Densely Packed C4/CBGA Assembly," InterSociety Conference on Thermal Phenomena, Seattle, WA, USA, May 6, 1998, pp. 220-228.
- 139 J. H. L. Pang, T. Tan and S. K. Sitaraman, "Thermo-mechanical Analysis of Solder Joint Fatigue and Creep in a Flip Chip on Board Package Subjected to Temperature Cycling Loading," Proceedings, Electronic Components and Technology Conference, 1998, pp. 878-883.
- 140 W. Engelmaier, "Surface Mount Solder Joint Reliability: Issues, Design, Testing, Prediction," Workshop Notes, Engelmaier Associates, Inc., Mendham, NJ, 1995.
- 141 W. Engelmaier and A. I. Attwarwala, "Surface-Mount Attachment Reliability of Chip-Leaded Ceramic Chip Carriers on FR-4 Circuit Boards," IEEE Trans. Components, Hybrids and Manufacturing Technology, Vol. CHMT-12, No. 2, June 1989, p. 284.
- 142 S. Knecht, L. Fox, "Integrated Matrix Creep: Application to Accelerated Testing and Lifetime Prediction," in John H. Lau, editor, Solder Joint Reliability Theory and Applications. Van Nostrand Reinhold, 1991, New York.
- 143 A. Syed, "Solder Joint Life Prediction Model and Application to Ball Grid Array Design Optimization," 1996 Proceedings of Experimental/Numerical Mechanics in Electronic Packaging, SEM, Vol. 1, pp.136-144.
- 144 A. R. Syed, "Factors Affecting Creep-Fatigue Interaction in Eutectic Sn/Pb Solder Joints," InterPack '97, pp. 1535-1542.
- 145 H. Akay, H. Zhang and N. Paydar, "Experimental Correlations of an Energy-Based Fatigue Life Prediction Method for Solder Joints," Advances in Electronic Packaging, Proceedings of the Pacific Rim/ASME International Intersociety Electronic and Photonic Packaging Conference, InterPack '97, Vol. 2. 1997, pp. 1567-1574.
- 146 R. Darveaux, K. Banerji, A. Mawer and G. Dody, "Reliability of Plastic Ball Grid Array Assembly," in Ball Grid Array Technology, J. Lau, Ed. New York: McGraw-Hill, 1995, pp. 379-442.
- 147 R. Darveaux, "Optimizing the Reliability of Thin Small Outline Package (TSOP) Solder Joints," Advances in Electronic Packaging 1995, Proceedings, the International Intersociety Electronic Packaging Conference, InterPack '95, Lahaina, Hawaii, March 26-30, 1995, pp. 675-685.
- 148 G. Gustafsson, "Solder Joint Reliability of a Lead-less RF Transistor," Proceedings, Electronic Components and Technology Conference, June 1998, pp. 87-91.
- 149 T. Anderson, I. Guven, E. Madenci and G. Gustafsson, "The Necessity of Reexamining Previous Life Prediction Analyses of Solder Joints in Electronic Packages," IEEE Trans. Components and Packaging Technologies, Vol. 23, Issue: 3, Sept. 2000, pp. 516 -520.

- 150 T. S. Tarter, M. P. Goetz and M. Papageorge, "Ball Grid Array Performance Characteristics; A User's Design Guide," ASAT Inc., website at <http://www.asat.com>.
- 151 B. Z. Hong, "Thermal Fatigue Analysis of a CBGA Package with Lead-Free Solder Fillets," Inter Society Conference on Thermal Phenomena, Seattle, WA, USA, May 6, 1998, pp. 205-211.
- 152 B. Z. Hong and S. K. Ray, "Ceramic Column Grid Array Technology with Coated Solder Columns," Electronic Components and Technology Conference, 2000.
- 153 G. E. Dieter, Mechanical Metallurgy, McGraw-Hill, 1986.
- 154 K. L. Murty, G. S. Clevinger and T. P. Papazoglou, "Thermal Creep of Zircaloy-4 Cladding," Proceedings 4th International Conference on Structural Mechanics in Reactor Technology, C 3/4, 1977.
- 155 J. Chakrabarty, Theory Of Plasticity, New York: McGraw-Hill Book Company, 1987, pp. 55-119.
- 156 Model Solution/Optimization User's Guide, SDRC I-DEAS on-line library.
- 157 G. E. Dieter, Mechanical Metallurgy, New York: McGraw-Hill Book Company, 1986, pp. 70-102.
- 158 H. Mavoori and J. Chin, "Reliability, Lifetime Prediction and Accelerated Testing of Prospective Alternatives to Lead Based Solders," Proceedings, 45th Electronic Components and Technology Conference, 1995, pp. 990-998.
- 159 F. Garfalo, Fundamentals of Creep and Creep-Rupture in Metals, The Macmillan Company, New York, NY, 1965.
- 160 ABAQUS/Standard User's Manual, HKS, 2000.
- 161 B. Z. Hong and L. G. Burrell, "Nonlinear Finite Element Simulation of Thermoviscoplastic Deformation of C4 Solder Joints in High Density Packaging Under Thermal Cycling," IEEE Trans. Components, Packaging and Manufacturing Technology, Part A, Vol. 18, No. 3, Sept. 1995.
- 162 A. Mendelson, Plasticity: Theory and Application, New York: The Macmillian Company, 1968.
- 163 M. Mukai, T. Kawakami, K. Takahashi and N. Iwase, "Thermal Fatigue Life Prediction of Solder Joints Using Stress Analysis," 1997 IEMT/IMC Proceedings, IEEE, April 1997, Sonic City, Omiya, Japan.
- 164 H. U. Akay, Y. Tong and N. Paydar, "Thermal Fatigue Analysis of an SMT Solder Joint Using Nonlinear FEM Approach," Proceedings, IEPS Conf., 1992, pp. 980-998.
- 165 A. Syed, "Reliability of Lead-Free Solder Connections for Area-Array Packages," IPC SMTA Council APEX 2001, can be found at www.amkor.com.
- 166 I. Dutta, "A Constitutive Model for Creep of Lead-Free Solders Undergoing In-situ Microstructural Coarsening: A First Report," J. Electronic Mater., submitted, Oct. 2001.