

# **HIGH-FREQUENCY QUASI-SINGLE-STAGE (QSS) ISOLATED AC-DC AND DC-AC POWER CONVERSION**

Kunrong Wang

Dissertation submitted to the Faculty of  
Virginia Polytechnic Institute and State University  
in partial fulfillment of the requirements for the degree of

Doctor of Philosophy

in

Electrical Engineering

Fred C. Lee

Dushan Boroyevich

Dan Y. Chen

Jaime De La Ree Lopez

Douglas J. Nelson

Nov. 16, 1998

Blacksburg, Virginia 24061

Keywords: Three-Phase Rectifier, Single-Stage Rectifier/Inverter, Soft-Switched Rectifier,  
Battery Charger, Matrix Converter, PFC, UPS, Charge Control

Copyright 1998, Kunrong Wang

# HIGH-FREQUENCY QUASI-SINGLE-STAGE (QSS) ISOLATED AC-DC AND DC-AC POWER CONVERSION

Kunrong Wang

## (ABSTRACT)

The generic concept of quasi-single-stage (QSS) power conversion topology for ac-dc rectification and dc-ac inversion is proposed. The topology is reached by direct cascading and synchronized switching of two variety of buck or two variety of boost switching networks. The family of QSS power converters feature single-stage power processing without a dc-link low-pass filter, a unidirectional pulsating dc-link voltage, soft-switching capability with minimal extra commutation circuitry, simple PWM control, and high efficiency and reliability.

A new soft-switched single-phase QSS bi-directional inverter/rectifier (charger) topology is derived based on the QSS power conversion concept. A simple active voltage clamp branch is used to clamp the otherwise high transient voltage on the current-fed ac side, and at the same time, to achieve zero-voltage-switching (ZVS) for the switches in the output side bridge. Seamless four-quadrant operation in the inverter mode, and rectifier operation with unity power factor in the charger (rectifier) mode are realized with the proposed uni-polar center-aligned PWM scheme. Single-stage power conversion, standard half-bridge connection of devices, soft-switching for all the power devices, low conduction loss, simple center-aligned PWM control, and high reliability and efficiency are among its salient features. Experimental results on a 3 kVA bi-directional inverter/rectifier prototype validate the reliable operation of the circuit. Other single-phase and three-phase QSS bi-

directional inverters/rectifiers can be easily derived as topological extensions of the basic QSS bi-directional inverter/rectifier.

A new QSS isolated three-phase zero-voltage/zero-current-switching (ZVZCS) buck PWM rectifier for high-power off-line applications is also proposed. It consists of a three-phase buck bridge switching under zero current and a phase-shift-controlled full-bridge with ZVZCS, while no intermediate dc-link is involved. Input power and displacement factor control, input current shaping, tight output voltage regulation, high-frequency transformer isolation, and soft-switching for all the power devices are realized in a unified single stage. Because of ZVZCS and single-stage power conversion, it can operate at high switching frequency while maintaining reliable operation and achieving higher efficiency than standard two-stage approaches. A family of isolated ZVZCS buck rectifiers are obtained by incorporating various ZVZCS schemes for full-bridge dc-dc converters into the basic QSS isolated buck rectifier topology. Experimental and simulation results substantiate the reliable operation and high efficiency of selected topologies.

The concept of charge control (or instantaneous average current control) of three-phase buck PWM rectifiers is introduced. It controls precisely the average input phase currents to track the input phase voltages by sensing and integrating only the dc rail current, realizes six-step PWM, and features simple implementation, fast dynamic response, excellent noise immunity, and is easy to realize with analog circuitry or to integrate. One particular merit of the scheme is its capability to correct any duty-cycle distortion incurred on only one of the two active duty-cycles which often happens in the soft-switched buck rectifiers, another merit is the smooth transition of the input currents between the  $60^\circ$  sectors. Simulation and preliminary experimental results show that smooth operations and high quality sinusoidal input currents in the full line cycle are achieved with the control scheme.

## ACKNOWLEDGMENTS

I would like to express my sincere gratitude to Dr. Fred C. Lee, the co-chairman of my graduate committee, for his recruiting me under the aegis of Virginia Power Electronics Center (VPEC), now Center for Power Electronics Systems (CPES), during a difficult period in modern Chinese history, for his securing the financial assistantship throughout my stay, and for his insightful and masterly judgement over and constant challenges to various issues related to the power electronics field. I am also very grateful to Dr. Dushan Boroyevich, also co-chairman of my graduate committee, for his keen thinking, careful steering, numerous discussions, continuous encouragement, patience and friendship during all these years. I hope we all will have chance to work on some issues in the near future.

I am thankful to Dr. Dan Y. Chen, Dr. De La Ree Lopez, and Dr. Douglas J. Nelson for being members of my graduate committee, and their willingness to discuss the issues related to my research work. I would also like to thank Dr. Jason Lai for the many discussions on the projects during my last year of stay.

I have been honored to be a member in the VPEC team and cherish the opportunities to work with all the previous and present members. Among them were Dr. Guichao Hua, Dr. Qing Chen, Dr. Yimin Jiang, Mr. Ju Zhang, Ms. Ping Han, Dr. Vlatko Vlatkovic, Dr. Chih-yi Lin, Dr. Jinrong Qian, Mr. Wilson Zhou, Mr. Kun Xin, Mr. Sriram Chandrasekaran, Ms. Ning Dai, Ms. Qiong Li, Dr. Richard Zhang, Mr. Wei Dong, Mr. Jindong Zhang, Mr. Dengmin Peng, Mr. Dong-Ho Lee, Dr. Lizhi Zhu, and Mr. Dayu Qu, to mention a few. I am indebted to Dr. Guichao Hua for your helps during my early years at VPEC and for the initial discussions on the quasi-single-stage (QSS) topology which later forms the backbone of my dissertation. I am also indebted to Mr. Sriram Chandrasekaran

and Mr. Carlos Cuadros for some of the experimental results on the QSS isolated buck rectifier, and to Mr. Wei Dong, Dr. Richard Zhang, and Mr. Yong Li for the experimental results on the QSS bi-directional inverter/charger.

My special thanks go to the previous VPEC laboratory managers, Mr. William Cockey and Mr. Jeffrey Batson. Their numerous helps are really invaluable. I would also like to thank the VPEC staff team members for their assistance throughout these years, especially Ms. Teresa Shaw, who is always available to provide a hand, Ms. Tammy Jo Hiner, Ms. Evelyn Martin, Ms. Linda Fitzgerald, and Ms. Ann Craig.

Most importantly, I want to thank my wife, Huanhui Chang, for your love, patience, and support during all these years. Without your understanding and devotion, this work presented will not be possible. I also owe you much, Virginia and Otto, and I hope I can spend more time with you from now on. Although I have to be away from you most often, I am always proud of your progress under the direction and cultivation of your talented and loving mother. I am also grateful to my parents and family members in China. Your honesty and perseverance have always been an encouraging resource for my life.

Finally, I would like to thank the various project sponsors which provided financial assistance for my study directly or indirectly, which include at least the VPEC University-Industry Partnership Program, Virginia Center for Innovative Technology (CIT), Industrial Technology Research Institute (ITRI) in Taiwan, Kollmorgen Corporation, Ericsson Components AB in Sweden, Heart Interface Corporation, Oak Ridge National Laboratory, Ford Motor Company, Office of Naval Research, and General Motor Company etc.

# TABLE OF CONTENTS

<b>Chapter 1 Introduction</b>	<b>1</b>
1.1 Background and Motivation	1
1.2 Previous Researches	3
1.2.1 Single-Phase Inverter/Charger	3
1.2.2 Soft-Transition DC-DC Converter	5
1.2.2.1 Active Clamp Technique	5
1.2.2.2 Soft-Transition Technique	5
1.2.2.3 Phase-Shift-Controlled ZVS and ZVZCS Full-Bridge Converter	6
1.2.3 Three-Phase PFC Rectifier	8
1.2.3.1 Non-Isolated Buck Rectifier	8
1.2.3.2 Non-Isolated Boost Rectifier	10
1.2.3.3 Matrix Converter	11
1.2.3.4 Isolated Rectifier	12
1.2.4 Soft-Switched Three-Phase PFC Rectifier	14
1.2.4.1 Soft-Switched Buck Rectifier	14
1.2.4.2 Soft-Switched Boost Rectifier	16
1.2.5 Charge Control	18
1.3 Outline of the Dissertation	19
<b>Chapter 2 Concept of Quasi-Single-Stage (QSS) Power Conversion</b>	<b>23</b>
2.1 Introduction	23
2.2 Illustrative Example: Cascaded Three-Phase Buck Rectifier	24
2.2.1 Three-Phase Buck Rectifier	24
2.2.2 PWM Schemes	26
2.2.3 Soft-Switching Schemes	30
2.2.4 Cascaded Buck Rectifier	32
2.3 Concept of QSS Power Conversion	35
2.3.1 Definition of QSS Power Converter	35
2.3.2 Generic Features of QSS Power Conversion Technique	37

2.4 Other Non-Isolated Three-Phase QSS Topologies-----	38
2.4.1 Cascaded VSI/CSR-----	38
2.4.2 QSS AC-AC Converter-----	40
2.5 Summary-----	41
<b>Chapter 3 Soft-Switched QSS Bi-directional Inverter/Charger-----</b>	<b>42</b>
3.1 Introduction-----	42
3.2 Soft-Switched QSS Bi-directional Inverter/Charger-----	43
3.2.1 Cycloconverter-Based Inverter/Charger-----	43
3.2.2 QSS Bi-directional Inverter/Charger-----	45
3.2.2.1 Topology Derivation Using QSS Power Conversion Concept-----	45
3.2.2.2 Topology Derivation Using Direct Circuit Manipulation-----	46
3.2.3 Features of the QSS Bi-directional Inverter/Charger-----	48
3.3 Operation Principles-----	48
3.3.1 Inverter Mode Operation - Four-Quadrant Operation-----	50
3.3.1.1 Quadrant I: Inversion or Buck Operation-----	50
3.3.1.2 Alternative Timing-----	54
3.3.1.3 Quadrant II: Rectification or Boost Operation-----	55
3.3.2 Charging Mode Operation - Rectification with PFC-----	58
3.4 Synthesis of PWM Patterns-----	60
3.5 System Control-----	62
3.6 Prototype Implementation and Experimental Results-----	64
3.7 Extension of the QSS Bi-directional Topology-----	67
3.7.1 Other QSS Bi-directional Converter Topologies-----	67
3.7.2 QSS Isolated Three-Phase Boost Rectifier-----	69
3.8 Summary-----	69
<b>Chapter 4 QSS Isolated Three-Phase Buck ZVZCS Rectifier-----</b>	<b>72</b>
4.1 Introduction-----	72
4.2 QSS Isolated Buck ZVZCS Rectifier-----	74
4.2.1 Topology Derivation of QSS Isolated ZVZCS Rectifier-----	74
4.2.2 QSS Isolated ZVZCS Rectifier with Split Fill-Bridges-----	78

4.2.3 Summary of Features-----	79
4.3 Operation Principles -----	80
4.3.1 PWM and Timing Sequence -----	80
4.3.2 Operation within a PWM Cycle-----	81
4.4 Implementation Issues -----	83
4.4.1 Global ZVZCS Capability-----	83
4.4.2 Power Stage Considerations -----	87
4.4.2.1 Power Devices for QSS Isolated ZVZCS Buck Rectifier -----	87
4.4.2.2 Asymmetrical Bridge Parameters-----	88
4.4.2.3 Isolation Transformer-----	88
4.4.2.4 Saturable Inductor and Blocking Capacitor-----	89
4.5 Design Example and Experimental Results -----	90
4.5.1 System Specifications and Setup -----	90
4.5.2 Test Results with Two DC Inputs -----	91
4.5.3 Test Results with Three-Phase AC Inputs-----	94
4.6 Simplified QSS Isolated ZVZCS Buck Rectifier -----	97
4.7 Extension of QSS Isolated ZVZCS Buck Rectifiers-----	99
4.7.1 Topological Concept of ZVZCS Full-Bridge Converter -----	99
4.7.2 ZVZCS Schemes with Auxiliary Secondary Sources -----	102
4.7.3 A Family of QSS ZVZCS Buck Rectifiers -----	106
4.7.4 QSS ZVZCS Buck Rectifier with a Secondary Active Clamp -----	109
4.8 Summary -----	111
<b>Chapter 5 Charge Control of Three-Phase Buck Rectifiers-----</b>	<b>112</b>
5.1 Introduction-----	112
5.2 Concept of Charge Control of Three-Phase PWM Rectifiers -----	115
5.2.1 Charge Control of dc-dc Converters -----	115
5.2.2 Charge Control of Three-Phase Buck Rectifier -----	116
5.3 Implementation and Design Guidelines -----	121
5.4 Simulation and Preliminary Test Results -----	123
5.4.1 Simulation Results -----	123
5.4.2 Preliminary Test Results -----	126



5.5 Extension and Applications .....	127
5.5.1 Charge Control of Three-Phase Non-Isolated Buck Rectifier without a Freewheeling Diode .....	127
5.5.2 Charge Control of Three-Phase QSS Isolated Buck Rectifier .....	128
5.5.3 Charge Control with Center-Aligned Six-Step PWM.....	129
5.6 Summary.....	130
<b>Chapter 6 Conclusions and Future Work.....</b>	<b>132</b>
<b>References .....</b>	<b>136</b>
<b>Vita .....</b>	<b>157</b>

# TABLE OF FIGURES

Fig. 1.1 Typical bi-directional inverter/charger -----	3
Fig. 1.2 Three-phase buck rectifier -----	9
Fig. 1.3 Three-phase boost rectifier -----	10
Fig. 1.4 Three-phase isolated buck (matrix) PWM rectifier -----	13
Fig. 2.1 Three-phase buck rectifier topologies -----	25
Fig. 2.2 Three-phase input phase voltages -----	27
Fig. 2.3 Six-step PWM patterns for buck rectifiers -----	29
Fig. 2.4 ZVT buck rectifier -----	30
Fig. 2.5 High-frequency operation waveform of ZVT buck rectifier -----	31
Fig. 2.6 Cascaded three-phase buck rectifier-----	32
Fig. 2.7 Six-step PWM patterns of cascaded buck rectifier -----	34
Fig. 2.8 ZVT realization for cascaded buck rectifier -----	36
Fig. 2.9 Operation waveforms of cascaded buck rectifier with ZVT -----	36
Fig. 2.10 Generic QSS power conversion topology -----	37
Fig. 2.11 Cascaded VSI/CSR-----	39
Fig. 2.12 QSS ac-ac converter -----	41
Fig. 3.1 Bi-directional cycloconverter-based single-stage inverter/chargers with a bi-directional active clamp -----	44
Fig. 3.2 Conventional two-stage bi-directional inverter/charger-----	45
Fig. 3.3 Soft-switched QSS bi-directional inverter/charger with an active clamp -----	46
Fig. 3.4 Topological evolution of the proposed soft-switched QSS bi-directional inverter/charger -----	47
Fig. 3.5 Four-quadrant operation -----	49
Fig. 3.6 PWM pattern and key waveforms in quadrant I -----	52
Fig. 3.7 Equivalent circuits in a high-frequency cycle in quadrant I -----	53
Fig. 3.8 Alternative PWM pattern in quadrant I-----	55
Fig. 3.9 PWM pattern and key waveforms in quadrant II-----	56
Fig. 3.10 Equivalent circuits in a high-frequency cycle in quadrant II -----	57

Fig. 3.11	PWM pattern in PFC rectifier mode	59
Fig. 3.12	Synthesis of PWM signals	61
Fig. 3.13	Typical inverter/charger system and line-interactive UPS	62
Fig. 3.14	Block diagram of the system control functions	63
Fig. 3.15	Experimental waveforms in the charging mode with PFC. Upper trace: envelope of the link voltage $V_{pn}$ ; lower trace: output inductor current $I_o$ . Test conditions: $V_o = 120$ V, $V_b = 12$ V, $P_{ch} = 1.4$ kW, $PF = 0.973$	66
Fig. 3.16	Experimental waveforms in the inverter mode with close-loop control. Upper trace: output voltage $V_o$ ; lower trace: envelope of the link voltage $V_{pn}$ . Test conditions: $V_o = 100$ V, $V_b = 12$ V, $P_o = 2.3$ kW	67
Fig. 3.17	Other QSS bi-directional inverters/chargers	68
Fig. 4.1	High-power high-performance ac-dc conversion schemes	73
Fig. 4.2	Topology derivation of QSS isolated buck rectifier	75
Fig. 4.3	QSS isolated three-phase ZVZCS buck PWM rectifier	77
Fig. 4.4	Input phase voltages	78
Fig. 4.5	QSS isolated buck rectifier with global ZVZCS capability	79
Fig. 4.6	High frequency waveforms	80
Fig. 4.7	State trajectories of blocking capacitor voltages and leakage inductor currents	85
Fig. 4.8	Extreme case state trajectories, i.e. one duty cycle approaching zero	86
Fig. 4.9	Duty-cycle assignment	87
Fig. 4.10	Test results with two dc inputs corresponding to $wt = -20^\circ$ , $m = 0.57$ ; $V_{ba} = 216$ V, $I_b = 5.3$ A; $V_{ca} = 138$ V, $I_c = 0.95$ A; $V_o = 18.3$ V, $I_o = 60$	92
Fig. 4.11	Test results with two dc inputs corresponding to $wt = 0^\circ$ , $m = 0.57$ ; $V_{ba} = V_{ca} = 187$ V; $V_o = 17.3$ V, $I_o = 58$ A	93
Fig. 4.12	Test results with two dc inputs corresponding to $wt = -30^\circ$ , $m = 0.57$ ; $V_{ba} = 432$ V, $I_b = 4.22$ A; $V_{ca} = 216$ V, $I_c = 0$ A; $V_o = 41$ V, $I_o = 50$ A	94
Fig. 4.13	Measured waveforms at nominal input line, i.e. $V_{in} = 380$ V	95
Fig. 4.14	Measured Efficiency at nominal input line $V_{in} = 380$ V and output voltage $V_o = 50$ V	96
Fig. 4.15	Experimental results with PWM pattern with concentrated zero duty-cycle. $V_{in} = 364$ V, $V_o = 32$ V, $I_o = 80$ A, $P_o = 2.56$ kW	98
Fig. 4.16	ZVS-FB dc-dc converter and its operation waveforms	100

Fig. 4.17 Possible sources to reset the primary freewheeling current -----	101
Fig. 4.18 ZVZCS schemes with auxiliary secondary sources -----	104
Fig. 4.19 A family of isolated ZVZCS buck rectifiers-----	106
Fig. 4.20 Input phase voltages in a 60° sector -----	108
Fig. 4.21 Six-step PWM patterns-----	108
Fig. 4.22 Simulation results of QSS ZVZCS buck rectifier with an active clamp-----	110
Fig. 5.1 Three-phase buck PWM rectifiers-----	112
Fig. 5.2 Charge control of buck dc-dc converters -----	116
Fig. 5.3 Proposed charge controller of three-phase buck rectifiers-----	118
Fig. 5.4 Operation principles of charge control of buck rectifiers -----	119
Fig. 5.5 Average phase current reference generation-----	120
Fig. 5.6 System block diagram of charge controlled buck rectifiers -----	122
Fig. 5.7 Simulation results -----	124
Fig. 5.8 Preliminary experimental results -----	127
Fig. 5.9 Center aligned PWM of buck rectifier with charge control-----	130