

To
my granny, Bodan
my father, Talo
my mother, Joanne
my wife, Jennifer
and
my brothers, Mengyi and Menjay

Acknowledgments

I would like to express my greatest thanks to my advisor, Dr. James R. Armstrong, for his constant support, guidance, and encouragement throughout this research. It has been an honor and a great pleasure to learn and work under him. I would also like to express my gratitude to Dr. F. Gail Gray, Dr. Geoffrey A. Frank, and Dr. Walling R. Cyre for all their invaluable advice throughout this project and serving as members on my committee. I would like to thank Dr. Ezra A. Brown for his suggestion and being on my committee.

I would like to thank all the people working in the Virginia Tech Information Systems Center. It has been a great pleasure to work with so many hard-working people. Special thanks go to Wencheng, John, Sailesh, Changyong, Tim, Osman, and Andreas for all their help and company.

I would like to dedicate this work to my granny, my parents, my wife, and my brothers. Their unreserved love and support are the most important reason for all my achievements. Finally, I wish to express my appreciation to my beloved wife from the deepest side of my heart for her constant patience and encouragement during the preparation of this dissertation.

Table of Contents

Chapter 1 Introduction.....	1
1.1 Motivation.....	1
1.2 Contributions.....	3
1.3 Contents.....	7
Chapter 2 Background	9
2.1 Functional Testing versus Structural Testing.....	9
2.2 Test Bench.....	12
2.3 RASSP Test Bench Generator.....	16
2.3.1 Specification Repository.....	19
2.3.2 Requirements Interface.....	21
2.4 Overview of Synthetic Aperture Radar	22
2.4.1 Mathematics of SAR Stimulus Generator.....	24
Chapter 3 Test Bench Development.....	29
3.1 Library-Based Test Bench	29
3.2 VHDL Primitives Library	32
3.3 Test Bench Component Library.....	33

3.3.1 Behavioral Components	34
3.3.2 Structural Components	37
3.4 Test Bench.....	38
3.5 Configuration	39
3.6 Control File	42
3.7 Efficiency Issues	44
3.7.1 Improvement of the Radar Algorithm Implementation	44
3.7.2 Use of File I/O	49
Chapter 4 Test Planning Framework and Goal Tree System.....	51
4.1 Test Planning Framework.....	52
4.2 Goal Tree Representation	53
4.3 Primitive Goals and Test Strategies.....	54
4.3.1 Confirmation Goals	54
4.3.2 Search Goals	57
4.4 Advantages of the Test Planning Framework	61
4.5 Goal Tree System.....	62
4.5.1 Goal Tree Traversal	63
4.5.2 Reuse of Test Vectors.....	64
4.5.3 Goal Tree Editor	66
4.5.4 Node Property Editor.....	70
4.6 SAR Test Plan.....	72

Chapter 5 Integration of Test Planning System	76
5.1 System Integration	76
5.2 Test Planning Graphical User Interface.....	78
Chapter 6 Results and Quality Evaluation	87
6.1 Results of Single Tests.....	88
6.2 Results of SAR Test Plan	99
6.2.1 Subgoal G_1 : Footprint Location	99
6.2.2 Subgoal G_{21} : Range Resolution.....	100
6.2.3 Subgoal G_{22} : Sensitivity to Noise.....	102
6.3 Quality Evaluation	104
6.3.1 Completeness	104
6.3.2 Effectiveness	104
Chapter 7 Hierarchical Diagnosis	109
7.1 Faults in Hierarchical Systems	110
7.2 Top-Down Testing and Flat Testing.....	111
7.3 Exposability and Probe Selection Algorithm	114
7.4 Differences between Exposability and Controllability/Observability	121
7.5 Examples	124
7.5.1 A Linear Array Network.....	124
7.5.2 A Tree Network	125
7.5.3 A Ladder Network	127

7.6 An Expanded Goal Tree	129
Chapter 8 Conclusions and Future Work.....	132
8.1 Conclusions.....	132
8.2 Future Work.....	133
Bibliography	137
Appendix	144
Vita.....	177

List of Illustrations

Figure 2.1 A System Viewed as a Black Box.....	10
Figure 2.2 A VHDL Model Viewed as a Glass Box	12
Figure 2.3 A Typical Test Bench	13
Figure 2.4 An Off-line Test Bench Configuration.....	14
Figure 2.5 A Non-adaptive Test Bench Configuration	15
Figure 2.6 RASSP Test Bench Generator.....	17
Figure 2.7 System Level Schematic of SAR	20
Figure 2.8 Requirements Interface for SAR	22
Figure 2.9 SAR Pulse and Objects.....	24
Figure 2.10 SPW Block Diagram of SAR Stimulus Generator	27
Figure 2.11 Spectrum of Radar Return.....	28
Figure 3.1 Hierarchy of Test Bench Elements.....	30
Figure 3.2 SPW Schematic of a Second-order Notch Filter.....	35
Figure 3.3 Hierarchy of SAR Test Bench Components	36
Figure 3.4 SGE Symbol of a Behavioral Component	37
Figure 3.5 SGE Schematic of Stimulus Generator	38

Figure 3.6 SGE Schematic of Test Bench	39
Figure 3.7 A Configuration Declaration	42
Figure 3.8 A Control File	44
Figure 3.9 Timing Diagram of SAR	46
Figure 3.10 FIFO Pipe.....	47
Figure 4.1 Even Sampling with Endpoints	56
Figure 4.2 Even Sampling without Endpoints.....	56
Figure 4.3 Algorithm for Binary Search	60
Figure 4.4 Goal Tree System	63
Figure 4.5 Traversal of a Goal Tree	64
Figure 4.6 Goal Tree Editor	69
Figure 4.7 Node Property Editor	71
Figure 4.8 SAR Goal Tree	73
Figure 5.1 Integrated Test Planning System	78
Figure 5.2 Menu Structure of TPGUI.....	79
Figure 5.3 TPGUI Showing Code Generated Option of User Driven Mode.....	83
Figure 5.4 TPGUI Showing File I/O Option of User Driven Mode	84
Figure 5.5 TPGUI under Test Plan Driven Mode	85
Figure 5.6 Window for Library Model Selection	86
Figure 6.1 Test Vector Generated in Example 1	89
Figure 6.2 Range Profile and Detected Target in Example 1	89

Figure 6.3 Target Report in Example 1	90
Figure 6.4 Test Vector Generated in Example 2	91
Figure 6.5 Range Profile and Detected Targets in Example 2	91
Figure 6.6 Target Report in Example 2	92
Figure 6.7 Test Vector Generated in Example 3	93
Figure 6.8 Range Profile and Detected Targets in Example 3	93
Figure 6.9 Target Report in Example 3	94
Figure 6.10 Test Vector Generated in Example 4	95
Figure 6.11 Range Profile and Reported Targets in Example 4.....	95
Figure 6.12 Target Report in Example 4	96
Figure 6.13 Gold Image in Example 5.....	97
Figure 6.14 SAR Image of Properly Configured MUT.....	98
Figure 6.15 SAR Image of Misconfigured MUT	98
Figure 7.1 A Hierarchical Circuit	111
Figure 7.2 A System with Serial Topology at All Levels.....	113
Figure 7.3 A System with Parallel Topology at All Levels.....	114
Figure 7.4 A Unity-gain Resonator with Feedback	117
Figure 7.5 Typical Graphs for E_f , E_b , and E	119
Figure 7.6 Effects of Different Probe Selection Heuristics on Cost Function.....	120
Figure 7.7 Algorithm for Heuristic 2	120
Figure 7.8 Algorithm for Isolating Faulty Module at a Particular Level	121

Figure 7.9 Impact of Probing on Testability and Exposability.....	123
Figure 7.10 The Suspect Area for Incorrect A and B	124
Figure 7.11 A Linear Array Network.....	125
Figure 7.12 A Tree Structure	127
Figure 7.13 A Ladder Structure	129
Figure 7.14 Structural Goal Tree	131
Figure 8.1 An IF-THEN-ELSE Operator.....	134
Figure 8.2 An UNTIL Operator	135

List of Tables

Table 4.1 Test Strategies and Control Variables	57
Table 4.2 SAR Primitive Goals	74
Table 6.1 Results of Goal G_{11} and G_{12}	100
Table 6.2 Results of TG_{211} and TG_{212}	101
Table 6.3 Results of TG_{221} , TG_{222} , and TG_{223}	103
Table 6.4 Fault Mappings	107
Table 6.5 Results of Mutation Analysis.....	107
Table 6.6 Results of Test Set Compaction	108