Symbol Timing and Coarse Classification of Phase Modulated Signals on a Standalone SDR Platform

Gladstone Marballie

Thesis submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of

Master of Science In Electrical Engineering

Dr. Charles W. Bostian Dr. Tim Pratt Dr. Cameron Patterson

October 6, 2010 Blacksburg, Virginia

Keywords: Cognitive Radio, SDR, Symbol Timing, Signal Classification, FPGA, DSP

Copyright 2010, Gladstone Marballie

Symbol Timing and Coarse Classification of Phase Modulated Signals on a Standalone SDR Platform

Gladstone Marballie

ABSTRACT

The Universal Classifier Synchronizer (UCS) is a Cognitive Radio system/sensor that can detect, classify, and extract the relevant parameters from a received signal to establish physical layer communications using the received signal's profile. The current implementation is able to identify signals including AM, FM, MPSK, QAM, MFSK, and OFDM. The system is constructed to run on a Universal Software Radio Peripheral (USRP) with the GNU Radio software toolkit and also runs on an AnritsuTM signal analyzer. In both prototypes, the UCS system runs on a host computer's General Purpose Processor (GPP) and is constructed in MatlabTM. The aim is to then create a portable and standalone version of the UCS system as an intermediate step towards building a future commercial implementation. This application and particular implementation aims to run on a Lyrtech SFF SDR platform and uses its FPGA and DSP modules for implementation. This platform is one of the more advanced SDR platforms available, and the aim is to develop parts of the UCS system to run on this platform. The aim is to eventually develop the complete UCS cognitive radio system on the Lyrtech SFF SDR platform that can act as a standalone portable cognitive radio system. The modules created and implanted/implemented on the SDR hardware are the Bandwidth Estimation, and Symbol Timing & Coarse Classification modules. This is the system decision path towards classification, synchronization, and demodulation of digital phase modulated signals (OAM and MPSK signal types) and also analog signals. The Digital Receiver Module (DRM) is implemented on the FPGA and takes care of all the digital down conversions, mixing, decimation, and low pass filtering. The FPGA is connected to the DSP module via a bus subsystem where the DSP receives real-time base-band complex IQ samples for further signal processing. The main UCS algorithm runs on the platform's DSP and is compiled from executable embedded C-code. Therefore, this system can then be implemented on virtually any setup that has an RF front end, digital receiver module, and processing module that will execute floating and fixed point C-code with minor changes.

Acknowledgments

I would like to thank Dr. Charles Bostian for his motivation and encouragement to take on the journey of graduate school. I would also like thank him for providing the opportunity to become a part of CWT where I have learned Software Defined and Cognitive Radio. I want to thank him for his continued support over the years.

I would also like to thank Dr. Tim Pratt and Dr. Cameron Patterson for being a part of my committee.

I would like to thank all the committee members for providing great classroom instruction over the years. I could not have asked for better instructors and more interesting lectures. I give credit to Dr. Bostian for his enthralling classroom lectures on AC Circuits and Radio Engineering. I give credit to Dr. Patterson for his thorough instruction on Microcontrollers and FPGAs. I give credit to Dr. Pratt for his many remarkable lectures on Communication Systems Design, Satellite Communications, and Radar Systems.

I would like to thank all my fellow graduate students during my time at CWT for making graduate school a memorable experience. I enjoyed the opportunity to interact with everyone and learn about the different cultural backgrounds. I would also like to thank Ms. Judy Hood for taking very good care of all the CWT students over the years. Her support has made all things at CWT run smoothly over the years.

Finally, I would like to thank my family and friends for their love and support over the years.

Grant Information

This project is supported by Awards 2005-IJ-CX-K017 and 2009-SQ-B9-K011 awarded by the National Institute of Justice, Office of Justice Programs, US Department of Justice. The opinions, findings, and conclusions or recommendations expressed are those of the author and do not necessarily reflect the views of the Department of Justice.

This material is based upon work supported by the National Science Foundation under Grant No. CNS-0519959. Any opinions, findings, and conclusions or recommendations expressed in this material are those of the author(s) and do not necessarily reflect the views of the National Science Foundation (NSF).

Table of Contents

Acknowledgments	iii
Grant Information	iv
List of Figures	vii
List of Acronyms	ix
Chapter 1: Introduction	1
1.1 Motivation and Objectives	1
1.2 Thesis Outline	2
Chapter 2: System Description and Current Literature	4
2.1 System Overview	4
2.2 Review of Current Literature.	6
Chapter 3: Digital Signal Bandwidth Estimation	8
3.1 Introduction	8
3.2 Histogram of PSD Technique	8
3.3 Module Implementation	9
3.31 Simple Histogram of the PSD	9
3.32 Noise Isolation of the Histogram Distribution	9
3.4 Conclusion	11
Chapter 4: Symbol Timing	12
4.1 Introduction and Overview of Symbol Timing	12
4.2 Vector Re-sampling	14
4.21 Overview	14
4.22 Combined Interpolation and Decimation for Re-sampling	20
4.23 Finite Impulse Response Filter Design	20
4.24 Re-sampling Filter Design in C	24
4.25 Convolution in C	29
4.26 Symbol Timing Use of Re-sampling	30
4 27 Re-sample Example and Plots for Symbol Timing	32

Appendix B: Source Code Listing for Symbol Timing Estimation	65
Appendix A: Source Code Listing for Bandwidth Estimation	56
References	54
6.2 Future Work	51
6.1 Summary and Conclusion	51
Chapter 6: Conclusion and Future Work	51
5.3 Conclusion	50
5.2 Digital Receiver Overview and FPGA Implementation	42
5.1 SDR Platform Overview	41
Chapter 5: FPGA Digital Receiver and SDR Platform	41
4.5 Symbol Timing Conclusion	40
4.4 Reshaping and Variance Among Samples	36
4.3 Symbol Rate Estimation and Coarse Classification	35

List of Figures

Figure 1.1: Overview of Thesis and Implementation
Figure 2.1: Complete System Diagram
Figure 3.1: PSD of a QPSK Signal
Figure 3.2: Histogram of PSD for DQPSK
Figure 3.3: Histogram Distribution and Noise Isolation Plot
Figure 4.1: Illustration of Symbol Timing and Samples per Symbol
Figure 4.2: Plot of example Samples_Vector
Figure 4.3: Alternate Plot of <i>Samples_Vector</i> as a Stem
Figure 4.4: Plot of <i>Up-sampled Samples_Vector</i> as a Linear Plot16
Figure 4.5: <i>Up-sampled Samples_Vector</i> as a Stem Plot
Figure 4.6: Plot of example <i>Samples_Vector</i> Up-sampled and Filtered (Interpolated)17
Figure 4.7: Alternate view of Interpolated Samples_Vector as a Stem Plot18
Figure 4.8: Interpolated Samples_Vector Decimated by a Factor of 919
Figure 4.9: Alternate View of Decimated Vector as a Stem
Figure 4.10: FIR Low-Pass Filter for Re-sampling
Figure 4.11: Plot of ideal Sinc Pulse. 21
Figure 4.12: Example Truncated Right Shifted Sinc Pulse
Figure 4.13: Plot of a Blackman Window
Figure 4.14: Windowed-Sinc FIR filter via Blackman Window
Figure 4.15: Snapshot of C – code Initializations of FIR vectors
Figure 4.16: Code snapshot of Truncated and shifted Filter Kernel and Blackman Window Calculation
Figure 4.17: Code Composer Studio C-Simulated Plot of <i>Filter_Kernel</i> and <i>BlackMan_Window</i> from data memory
Figure 4.18: Windowed_Filter Kernel Plot with 501 Taps in Code Composer Studio27
Figure 4.19: C-Code snapshot showing the Normalization of Filter Kernel for Unity Gain

Figure 4.20: Normalized Filter Kernel with Unity Gain	28
Figure 4.21: Convolution of Filter with Ups-sampled Data	29
Figure 4.22: Code Snapshot of C-Code Implementation of Convolution Sum	30
Figure 4.23: Resampling Code Snapshot	32
Figure 4.24: Plot of Real of IQ samples and Re-sampled Real IQ samples in Matlab Simulation	
Figure 4.25: Plots of Real Parts of Constellation and Re-sampled Constellation with	-
Figure 4.26: Real of Re-sampled IQ with Delay Compensation	35
Figure 4.27: Reshaped Absolute Value of Constellation	37
Figure 4.28: Row by Row Variance from Reshaped Constellation	37
Figure 4.29: Reshaped Data in Original Format Row-Major	37
Figure 5.1: Lyterch SFF SDR Platform	42
Figure 5.2: Super-het Receiver Block Diagram	43
Figure 5.3: Digital Receiver Block Diagram	44
Figure 5.3: Digital Receiver Block Diagram	44
Figure 5.4: Isolated Digital Receiver Blocks	45
Figure 5.5: FPGA Digital Receiver Implementation	46
Figure 5.6: Digital Local Oscillator Configuration	47
Figure 5.7: Encapsulated DRM with view of Digital Filter	48
Figure 5.8: : FIR Filter Configuration.	48
Figure 5.9: Encapsulated Digital Reciever Module and Synthesis Configuration	49
Figure 5.10: FPGA Device Utilization	50

List of Acronyms

ADC Analog to Digital Converter AM Amplitude Modulation

BW Bandwidth

CCC Common Control Channel

CWT Center for Wireless Telecommunications

CR Cognitive Radio

DAC Digital to Analog Converter

DBPSK Differential Binary Phase Shift Keying

DDC Digital Down Converter
DDS Direct Digital Synthesizer
DRM Digital Receiver Module
DSA Dynamic Spectrum Access

DSP Digital Signal Processor (or Processing)

FFT Fast Fourier Transform

FPGA Field Programmable Gate Array

FM Frequency Modulation
GPP General Purpose Processor
IF Intermediate Frequency

OFDM Orthogonal Frequency Division Multiplexing

OSA Opportunistic Spectrum Access

OTA Over The Air

MDBK Model Based Design Kit
ML Maximum Likelihood
PLL Phase Lock Loop
PSD Power Spectral Density

QAM Quadrature Amplitude Modulation
QPSK Quadrature Phase Shift Keying
16QAM 16 Quadrature Amplitude Modulation

RF Radio Frequency

SDR Software Defined Radio
SFF Small Form Factor
SNR Signal to Noise Ratio
SIGINT Signal Intelligence
SUPER-HET Super Heterodyne

UCS Universal Classification Synchronization
VHDL VHSIC Hardware Description Language
VHSIC Very-High-Speed Integrated Circuit

Chapter 1: Introduction

1.1 Motivation and Objectives

Software Defined Radio (SDR) has become one of the more popular areas of research in communication systems and electrical engineering. Although in its infancy, this new concept is seeing its application to many areas such as military and commercial. The concept behind SDR is implementing radio components in software on a processor, components which were typically implemented in physical hardware. Cognitive Radio (CR) technology is a phenomenon that is built on top of the evolution of SDR and is essentially an intelligent SDR. A CR is a radio that is aware of its surroundings and can adapt based on predefined objectives. In this paper, we introduce the development and implementation of a CR sensor designed for the use in embedded applications. Presented here however is not a full CR system itself, but the modules described play a major role in a much bigger CR system and can help make decisions on the operating conditions of the communicating environment. Universal Classifier Synchronizer (UCS) is a CR sensor that can detect, classify, and extract all of the parameters from a received signal to establish physical layer communications using the received signal's profile. At the heart of the UCS system lies the symbol timer, which is used to determine the symbol rate and bit rate that is used in the communicating signal and is the major topic of this paper. A CR system with a "UCS engine" on board has the power to detect, receive, classify, demodulate and reconfigure itself to communicate, without any prior knowledge of the communicating environment [Chen, 2008].

In today's world, the wireless spectrum is shared by innumerable applications ranging from cellular telephone networks to television transmission, and from consumer radios to military communication systems, to name a few. Under these circumstances there is a constant "spectrum war" between various users and policy makers regarding spectrum allocation. Use of CR and dynamic spectrum sensing, wherein no user or application is permanently assigned a particular frequency band, seems to be a very good solution for more efficient use of available wireless spectrum. Dynamic Spectrum Access (DSA) technology is developing to provide intelligent schemes that use spectrum during times when other users or primary users are not operating. Whether centralized or distributed, spectrum sharing techniques in DSA require the use of a Common Control Channel (CCC) to accommodate spectrum sharing. The CCC will facilitate functionalities such as handshaking between CR nodes, communicating with a central entity or sharing spectrum information across the network. However, due to the fact that DSA CR nodes share spectrum opportunistically, a fixed CCC is not possible in most networks. Therefore, a DSA CR with a UCS engine has the ability to operate free of a CCC as it senses and interoperates with received signals without predefined information from the transmitter. It also provides better spectrum sensing, as it is aware of other signals communicating in nearby channels and has increased perception of the interference caused by these signals. This enables the DSA CR it to make better decisions on channels used to communicate and can switch if needed.

1.2 Thesis Outline

In this thesis, Bandwidth Estimation and Symbol Timing modules are created and implemented for the use on portable embedded Cognitive and Software Defined Radio hardware. The overall idea behind this work is to create portable parts of the Virginia Tech Universal Signal Classifier (UCS) that is already implemented on computers running MatlabTM code for use on embedded Cognitive SDRs. This work also aims to prove that the new concept of embedded Cognitive SDR can be used across many different RF platforms and boards for various applications. This application and particular implementation aims to run on a Lyrtech SFF SDR platform and uses its FPGA and DSP modules for implementation. This platform is one of the more advanced SDR platforms available and the aim is develop parts of the UCS system to run on this platform. The Digital Receiver Module (DRM) is implemented on the FPGA and takes care of all the digital down conversions, mixing, decimation, and low pass filtering. The FPGA is connected to the DSP module via a bus subsystem where the DSP receives real-time base-band Complex IQ samples for further signal processing. The main Signal Detection and Classification Algorithm runs on the platform's DSP and is compiled from executable embedded C-code. Therefore, this system can then be implemented on virtually any setup that has a RF front end, digital receiver module, and processing module that will execute floating and fixed point C-code. The deliverable of this thesis is portable C-code implementations of various parts of this UCS system that performs its functionality when mapped to different SDR hardware, in this case specifically a Lyrtech SFF SDR platform's DSP. Despite being one of the more modern standalone SDR platforms, the Lyrtech SFF SDR platform is also known across the SDR community to be difficult to work with. Therefore, implementing parts of a CR system as is described on this platform is also an important contribution and milestone in SDR community.

The important parts of this research and my major contributions are implementations of:

- 1) Bandwidth Estimation of radio signals using the histogram method of power spectral density,
- 2) Symbol Timing module for Coarse Classification of potential digital phase modulated signals, and
- 3) FPGA Digital Receiver Module created for the Lyrtech SFF SDR Platform.

Chapter 3 introduces the Bandwidth Estimation technique used in the system as it exists in MatlabTM and outlines the major functionalities and concepts behind this module. This chapter also discusses the C-code implementation in detail along with the final testing results in simulation from captured samples. Chapter 4 introduces the Symbol Timing concept as it exists in MatlabTM and outlines the functionalities. This chapter also provides the C-code translation and implementation of this module and detailed work of each submodule that is used in the implementation. The final section of this chapter verifies the module, including testing results of captured samples for simulation. Chapter 5 first provides a brief introduction to the hardware platform used for implementation, the Lyrtech SFF SDR platform. This chapter also describes the creation of the DRM implemented on the FPGA. Chapter 6 provides the concluding remarks of the report and talks about the future work that will be needed to complete the next phase of the system. The documented source codes are provided as an appendix.

The figure 1.1 below provides an overview of this thesis and implementation.




Figure 1.1: Overview of Thesis and Implementation

Chapter 2: System Description and Current Literature

2.1 System Overview

As introduced previously, the Universal Classifier Synchronizer (UCS) is a Cognitive Radio system/sensor that can detect, classify, and extract the relevant parameters from a received signal to establish physical layer communications using the received signal's profile. The overall system is composed of different parts and can be identified by the block diagram presented in the figure below. The current implementation is able to identify signals including AM, FM, MPSK, QAM, MFSK, and OFDM. The system is constructed to run on Universal Software Radio Peripheral (USRP) with the GNU Radio software toolkit and also runs on an AnritsuTM signal analyzer. In this chapter, an overview of the system block diagram is introduced. Also, current literature of similar systems and technology is also discussed to see where this system fits into the grand scheme of cognitive radio classifiers and synchronizers. Also, note that the Bandwidth Estimation and the Symbol Timing & Coarse Classification phases are discussed in full detail in later chapters. They are also the focus of this report and the sections of the larger UCS system developed, implemented, and tested for embedded SDR hardware, Lyrtech SFF SDR platform.




Figure 2.1: Complete System Diagram [Chen, 2008]

The UCS system should ideally be implemented using wide band radio systems that can communicate on different frequency bands. The system can also be implemented on narrow band systems suited for finding signals in a particular band of interest. Therefore, the UCS system is configured to a frequency span to find signals on frequencies of interest, or in a dynamic spectrum scenario, span the region of opportunistic spectrum allocation. The system first performs Spectrum Sensing on all received signals to find signal energy using a Power Spectral Density (PSD) technique. The presence of signal energy provides the location in the frequency

domain of the received signal. Spectrum sensing also provides the system with spectrum occupation of signals in the band of interest. In a dynamic spectrum environment, the system can therefore choose unoccupied frequency space to communicate and avoid interference.

The detection of signal energy by the spectrum sensing process starts the cognitive decision process of the UCS system. Wideband suite categorization is first performed. If the signal is wideband for example OFDM, then it is block-based which means that demodulation is performed block by block. If the signal is narrowband, then narrowband analog-digital categorization is performed next. If the signal is determined to be analog, then the suite is sample-based which means it must be demodulated sample by sample, such as FM and AM. If the signal is digital like MPSK or QAM, then it is symbol-based which means that symbol timing and synchronization has to be performed before demodulation. If a signal is identified to belong to one of the three categories described (block-, sample-, or symbol-based), the corresponding decision path to demodulation is taken to estimate the necessary parameters for correct demodulation. The entire structure of UCS prototype can be understood as four branches and three phases. The four branches include multi-carrier digital signal, narrowband digital signal, analog signal, and standard FSK signal based on the different feature extraction scheme for different types of signals. The three phases are briefly concluded as Phase 1: classification, Phase 2: synchronization, and Phase 3: demodulation [Chen, 2008].

The focus of this thesis and system implementation is part of an ongoing process to implement parts of the above mentioned UCS system on the standalone SDR hardware. The aim is to eventually develop the complete UCS CR system on the Lyrtech SFF SDR platform that can act as a standalone portable CR system. The modules created and implanted/implemented on the SDR hardware are the Bandwidth Estimation and Symbol Timing & Coarse Classification modules. This is the system decision paths towards classification, synchronization, and demodulation of digital phase modulated signals (QAM and MPSK signal types) and also analog signals. Let's assume that an incoming signal is captured by the system and that Spectrum Sensing is first performed to identify the presence of signal energy. Let us also assume that this unknown signal type is either an analog or digital phase modulated signal. Wideband and Narrowband Categorization is then performed which identifies the signal to be narrowband. The system then moves to the next block where Narrowband Categorization is performed to identify the signal to either an analog or digital signal. Regardless of the pre-classification of a signal into analog or digital, Bandwidth Estimation is performed using a technique that involves taking the histogram of the PSD and is discussed in further detail in the next chapter. If the signal is preclassified as an analog signal, after estimating the bandwidth, the correct analog demodulator can be loaded by the system to complete the demodulation process. The path towards analog signal classification and demodulation is identified in orange in the above system block diagram. If the signal is determined to be a digital signal, the system then also moves to the Bandwidth Estimation block before taking a different route, from that of analog signals, to Symbol Timing & Coarse Classification. The Symbol Timing & Coarse Classification phase is the most important part of the UCS system. Using a fair variance algorithm, the symbol rate of the signal is estimated through a resampling and sample-based variance elimination process based on variance calculations of digital complex IQ samples. A coarse classification of the digital signal is also performed to distinguish it between MPSK or QAM signal schemes. Coarse classification is achieved by analyzing the envelope order of the digital signal. MPSK signals have a single

constant envelope, whereas QAM signals' envelopes are centralized around a few different envelope values. The system can therefore classify the digital signal to one of 3 sets: MPSK, 16QAM, and 64QAM.

The Carrier Synchronization and Fine Classification phases are next. Carrier Synchronization is performed by implementing a Phase Lock Loop (PLL) to achieve frequency and phase synchronizations after signal parameters like modulation type are known. Fine Classification is achieved by removing phase and frequency information from the transmitted signal through the use of the PLL implemented in the Carrier Synchronization stage. With MPSK signals, the amplitude of the transmitted signal is a constant and thus produces a circular constellation plot. Therefore, the phase difference between information bearing elements of the signal achieves fine classification, as the modulation order can now be determined based on the phase information removed from the transmitted signal. With QAM signals, the amplitude of signal varies with the phase, which means that the constellation is uniformly distributed between squares. Fine classification is obtained based on this distribution as the order of the QAM signal is determined by the constellation distribution information that is removed from the transmitted signal. The path of a digital phase modulated signal through the system can be identified by the green blocks in the above system block diagram. After achieving fine classification and the exact type of QAM or PSK signal type is determined, the UCS CR system can load the correct digital demodulator profile to receive the signal to perform demodulation. For a complete explanation of the decision through all four system paths and how the associated blocks affect the decision process, see the original UCS publication [Chen 2008].

2.2 Review of Current literature

Signal classification became an attractive research topic in the 1980s as a part of Signals Intelligence or SIGINT, which saw electronic signal interception as early as the Boer War. The Boers captured British radios in order to intercept and interpret the British transmitted signals to provide an edge in the war. In World War II, the United States Marine Corps in their communication units used Native American Navajo speakers, referred to as 'code talkers', to speak their coded language. This was a means to prevent the interpretation of possible intercepted radio communications during the war. In the United States and many other countries worldwide, the topic of Signal Interpretation has become of great interest as a part of tactical and military operations. In order to intercept and interpret another's signal, the signal has to be first detected and classified correctly. In today's world, the advancement in communications systems has provided many advanced communications systems with a vast array of signal schemes and profiles. Therefore, the task of detecting and classifying over the air signals with little or no prior knowledge of the communicating scheme has proven to be a very difficult and complex task. As a result of the increasing interest in software defined and cognitive radio, signal classification is gaining more attention and is also becoming more practical to solve. Cognitive Radios along with the use of wideband radio hardware have made the task more feasible. With the use of wideband radio hardware, a cognitive radio can be configured to detect signals along many frequency bands. Having detected and captured the signals, further signals analysis and processing can be done in software to compare the signals to the many different profiles available today to match it as closely as possible to the right profile. Therefore a cognitive radio

can perform a case by case analysis as it analyses a signal in order to classify it correctly to the right profile.

The methodologies and technologies in the area of signal classification can be roughly divided into three categories: (a) maximum likelihood (ML)-based, (b) feature-extraction based and (c) cyclostationary feature-based [Le, 2007]. Method (a) is classified by comparing the likelihood of candidate signal and modulation types. Polydoros and Kim (1990) is a classic article that discusses the optimal classification rules. Beidas and Weber (1998) is about asynchronous classification for MFSK. Method (b) directly extracts phase or amplitude features from the target signal to differentiate modulations. Zero crossing and wavelet technology are quite frequently involved in this area [Hsue and Soliman, 1990; Jahankhani et al., 2006; Proch'azka et al., 2008]. Some publications combine (a) and (b) to get better performance. For example, in Yucek and Arslan (2007), both ML and extracted features are used for OFDM signal detecting and classification in cognitive radio. Method (c) is attractive for DSA applications because of its ability to detect and classify signals at low SNRs [Kim et al., 2007]. The methods mentioned above have excellent performance in certain scenarios. The scenario conditions include channel types, signal types, and equipment. The objective behind UCS is to design a universal signal classification and synchronization system that can analyze a signal's physical layer features with minimal prior information and application limits and can demodulate the signal using the acquired information [Chen, 2008].

Apart from the proof of concept prototypes that are implemented in GNU Radio with USRP and the implementation on the Anritsu™ signal analyzer, some work has been done towards the implementation of the UCS system on embedded SDR hardware. The Spectrum Sensing and Wideband/Narrowband categorization blocks were implemented on the embedded SDR platform by another graduate student in our research Lab [Nair, 2009]. These implementations of parts of the UCS system work in conjunction with the modules of this thesis to enable the complete classification of analog and digital phase modulated signals. As discussed earlier, the Spectrum Sensing module first identifies signal energy and starts the decision process. The Wideband and Narrowband blocks pre-classify the signal along with identifying them as analog and digital signals. If the signal is deemed to be analog, the AM-FM detector, which is part of the Narrowband Categorization block, identifies the correct demodulator profile. The *Bandwidth* Estimation block implementation of this thesis can then be called prior to demodulation. This is identified by the blocks in orange in the UCS system block diagram above. If the signal is deemed to be digital, then the Bandwidth Estimation and Symbol Timing & Coarse Classification blocks of this thesis are called to find the symbol rate of the signal along with the modulation type. Although not implemented in this thesis, the Carrier Synchronization and Fine Classification blocks would then have to be called to synchronize and demodulate the digital phase modulated signal. Therefore the work done by Nair [Nair, 2009], and the implementations of this thesis complement each other. Both of these implementations seem to be the only instance of signal classifier implemented on embedded SDR hardware up to date. Most of the published work seen to date with signal classifiers and cognitive software defined radio is performed with generic SDR hardware such as the USRP running on host computers.

Chapter 3: Digital Signal Bandwidth Estimation

3.1 Introduction

This chapter describes the module used in analog and digital signal bandwidth estimation. If the classification of a received signal is coarsely categorized by the Analog/Digital classifier to be that of an analog or digital signal, as outlined in the system description, an estimate of the signals bandwidth must be estimated before further processing. The bandwidth estimate is directly used in the calculation of the Symbol Timing of potential digital phase modulated signals.

3.2 Histogram of PSD Technique

The signal bandwidth of captured signals is estimated by analyzing the Power Spectral Density (PSD) of the received signal.




Figure 3.1: PSD of a QPSK signal [Chen, 2008]

The figure 3.1 above shows the PSD of a QPSK signal, other digital signals produce a similar PSD shape as that of the QPSK. The red line through the signal is a fairly accurate estimate of the location of the upper and lower frequency bounds for the bandwidth of the signal. There is a clear distinction in the PSD of the signal where the main lobe of the signal rises above the noise. This creates a profile with clear distribution of noise and distribution of the signal. The figure below is a histogram plot of the PSD of the above QPSK signal. "On the left side, there is a Gaussian like distribution; this is the histogram for noise. The abscissa of local maximum PSD indicates the mean of noise power and its reciprocal equals to the current SNR since the received signal is normalized. On the right side, the relatively centralized distribution is the signal. The red straight-line, where the locally minimal histogram number is, indicates the threshold for bandwidth estimation" [Chen, 2008].




Figure 3.2: Histogram of PSD for DQPSK [Chen, 2008]

3.3 Module Implementation in C

3.3.1 Simple Histogram of the PSD

The PSD of the received digital signal is first calculated and passed as input to the Bandwidth Estimation module. The log_{10} of the PSD is then calculated and stored in its own vector. The maximum of the log_{10} of the PSD is then calculated by searching through the array for the element with the largest magnitude and the index that corresponds to the max. This value is stored in the variable MAX_LOG_PSD . The minimum of the log_{10} of the PSD is also searched and stored as a variable called MIN_LOG_PSD . The histogram distribution based on the log_{10} can then be calculated. The width of the divisions in the histogram, also called bins, is calculated as

The number of bins can be specified based on the number of distributions breakdowns that one may want for the creation of the Histogram. The *Number_Bins* is set to 40 for this application and can be increased if desired for a more detailed distribution. A vector of the bin locations is then created from the *MIN_LOG_PSD* location onward by adding the *Bin_Width* in a for loop structure for the total number of bins used. The bin locations or bins therefore represent the X-axis and the range of equally distributed PSD values. The Y-axis therefore represents the histogram number and is a count of the number of hits within all the PSD ranges of the bins. The next step is to loop through the array of PSD values and total the histogram counts for the respective bins. A vector called *H_Array* stores the counts from left to right and corresponds to the 40 respective bins that are created for the distribution. For each successive bin location, any PSD value that is less than and equal to the right end of the bin location is added as a histogram count, upper bound inclusive, lower bound exclusive.

3.3.2 Noise Isolation of the Histogram Distribution

After calculating the histogram distribution of the PSD of the received digital signal, the noise distribution is separated from the signal distribution. An upper bound for the PSD has to be set in the program with a PSD value that is slightly above the noise floor. This can be set visually by inspecting a plot of the PSD or inspecting a plot of the histogram and picking a value that falls within the left edge of the distribution of the signal. The histogram count vector and the bin vector can then be downsized to contain only the noise for all values that fall below the upper bound set within the program. Looking at the downsized histogram count vector, the maximum count corresponds to the maximum distribution of noise. Starting from the index of the maximum noise, the minimum value for the downsized histogram count vector corresponds to the threshold for bandwidth estimation. It is marked by the red line through figure 3.3 shown below. The difference in frequency of the locations within the PSD of the received signal that coincides with the threshold for bandwidth estimation on both sides of the main lobe calculates the bandwidth estimate.




Figure 3.3: Histogram Distribution and Noise Isolation Plot

3.4 Conclusion

This brief chapter discussed the *Bandwidth Estimation* module and its implementation of the code structure in C-code for compilation on the DSP. It is described that the bandwidth of both analog and digital signals is estimated by first taking the power spectral density of the received signal. A histogram distribution is then computed from the log_{10} of the power spectral density. This distribution produces two distinct distributions for noise power and signal power, where the noise can then be isolated to find the threshold for noise. This is a very simple but effective technique for bandwidth estimation on digital systems such as cognitive radio receivers. The code listing can be found in appendix A and corresponds to the description given above.

Chapter 4: Symbol Timing

In this section, the *Symbol Timing & Coarse Classification* module along with its implementation is discussed in further detail. Symbol Timing is the key component of the UCS system as it is the major component in classifying digital signals of the MPSK and QAM digital phase modulated signal types. Symbol rate estimation is done through the use of resampling the digital signal at different symbol rates and applying a Fair Variance technique to find the best estimate for symbol timing. Resampling is a major topic of discussion in Symbol Timing, as it is an important tool used in the symbol rate estimation technique by testing different sampling rates on the received signals. The design and implementation of resampling, including the FIR filter design, is also discussed in detail in this chapter.

4.1 Introduction and Overview of Symbol Timing

Symbol Timing is the key technology in the system, as without the proper timing of symbols, the classification and synchronization of the received signal is incorrect. In this section we discuss how a potential searching space of possible symbol rate estimates are created, and how each candidate of the searching space is eliminated to achieve the closest symbol rate estimate from the space of created potential candidates.

Bandwidth estimation is an anterior module, and must be calculated prior to symbol rate estimation. The accuracy of bandwidth estimation will determine the range of the searching space for potential symbol rate estimates. Let's define the estimated bandwidth, which is the output of the Bandwidth Estimation module, as $bw_est(Hz)$, the sampling rate as $sampling_r$ (Hz), the real bandwidth as bw_r , and real symbol rate as $symbol_r$. The stimated symbol rate is:

Symbol
$$r$$
 est = bw est/ $(1+roll off)$

where *roll_off* is the parameter of the roll off using a root raised cosine filter at the transmitter. The number of samples per symbol is expressed as:

$$sps = sampling \ r/symbol \ r \ est$$

The value of est_bw is not accurate enough to be used to calculate $symbol_r$ directly. Therefore, we need to analyze the accuracy of the symbol rate estimate to set a candidate space S for fine symbol rate estimation and symbol timing. Space S is determined by two factors; the maximum bandwidth estimation error and the tolerated error of the symbol rate for symbol timing. If 2l is equal to the value of the maximum element in the candidate S spaces minus the number of the minimum element, and δ equals the difference between the two adjacent elements, then the smaller the maximum symbol rate estimation error, the smaller l is; the larger the tolerated error, the larger δ is, which means the fewer the number of elements in space S. The following is how we derive the candidate space S. S is defined as:

 $S=[symbol_r_est-|1/\delta| \delta, symbol_r_est-|1/\delta| \delta+\delta,...,symbol_r_est, ...symbol_r_est-\delta+|1-\delta| \delta, symbol_r_est-+|1-\delta| \delta].$

Define the symbol r err as the maximum bias error between symbol r est and symbol r, i.e

Symbol r err = |symbol r est-symbol r|max

Thus $l = symbol \ r \ err$, which guarantees that $symbol \ r \in S$.

Suppose the maximum error of symbol rate that is tolerant for the following synchronization is *err tolerant*, then δ =2*err tolerant* such that

 $Min(S_i - symbol_r) < err_tolerant.$

The candidate space *S* is thus defined. The next step explains how the acceptable symbol rate is calculated. The figure 4.1 below shows a snapshot of samples for a DBPSK signal at quasi-baseband, which was collected by the Anritsu SignatureTM signal analyzer in the over-the-air experiment. The number of samples per symbol is 8. Blue points indicate the sampling points. Red points indicate the correct symbol timing. Black points indicate the incorrect symbol timing. As one can see, only the symbol rate and the symbol timing moment are correct, the chosen samples have very small variance, while the other set has relatively large variance. Two parameters from this for symbol timing must be determined: number of samples per symbol and timing position within a symbol.




Figure 4.1: Illustration of Symbol Timing and Samples per Symbol [Chen, 2008]

Samples $_V$ is defined as the vector for the samples of the complex down converted signal collected within a certain period of data. (e.g. 20 ms; the length of capture time depends on the sampling rate). Each element of space S is a candidate for the correct symbol timing. Vector SPS is defined as:

$$SPS_i = \left[\frac{Sampling_r}{S_i}\right] *S_i / sampling_r.$$

After resampling, the sampling rate of the Samples_V is changed from sampling_r to resampling r_i =resampling factor, *sampling r where the processing symbol rate is S_i .

SS is defined as the space for the candidate symbol set. The number of elements in SS is

$$\sum_{i=1}^{2|l/\delta|+1} SPS_i \text{, where } SPS_i = \left[\frac{Sampling_r}{S_i}\right].$$

Each element of SS is a vector, the *ith* element of SS is called SS_i defined as

$$SS_{(\sum\limits_{k=1}^{i-1}SPS_k)+j} = \{Samples_V_m \mid (m \ mod \ SPS_i) = j\}, \ i = 1,2,...SPS_i$$

SS is the candidate space for global optimal symbol timing. Each element of SS is a potentially correct sampled symbol set. The purpose is to find the real, optimum one. Distinguishing between QAM and MPSK is accomplished by analyzing their envelopes. The desired envelope of MPSK symbols is a single constant value, and the desired envelope of QAM is a set of constant values. In other words, if we cluster samples envelope in each SS_i , and the clustered result is centralized around one constant value, then it is MPSK. If not, then according to the number of centralized values, the samples can be classified as 16 QAM (3 values), 64 QAM (9 values), etc. The number of the centralized values is called the envelope order. For example, when the signal received is modulated by MPSK, because only one element among sum sps elements represents the correctly sampled symbol, other elements' envelope order may be greater than 1 because of the incorrect sampling. Each elements' envelope order is calculated, and saved in vector *Envelope_order*. Based on the clustering result, the variance of the symbol is calculated. In SS_i samples are assigned to Envelope_order_i group. The variance of each group is calculated and then the total variance is calculated. The variance is saved in vector Var SS. Sampling at the right position will guarantee the highest SINR (Signal Interference Noise Ratio). Therefore $SS_{min\ var}$ is considered as the best symbol timing, where $Var_SS_{min\ var} = min(Var_SS)$ $_{min\ var}$). Symbol rate is determined at the same time. $SS_{min\ var}$ and $symbol_rate$ will be input in the next module, Carrier Synchronization. Its envelope order Envelope_order min_var is used for classifying the signal into one of the sets: MPSK, 16QAM, 64 QAM. [Wang 3-4]

4.2 Vector Resampling

4.2.1 Overview

In the above description of Symbol Timing, $Samples_V$ is described as the vector of complex down converted signal samples collected within a certain period of data. The sampling rate of $Samples_V$ is changed by resampling. Resampling or sampling rate change is a two step process that is achieved by interpolation of the original vector of samples by an interpolation factor I, and then by decimating the resulting vector by a decimating factor D. The original vector of samples is therefore increased in size by interpolation factor I, and then decreased in size by decimation factor D to achieve the resulting vector of samples that is a product of I/D times the original size.

Interpolation

Interpolation is achieved by up-sampling the samples vector by the interpolation factor *I*, then Finite Impulse Response (FIR) filtering the output by a FIR filter. Up-sampling by zero insertion is performed on the samples vector where *I-1* zeros are inputted between each successive sample of the original samples vector prior to FIR filtering. Let's look at a very simple vector and example as follows:

```
Samples Vector = \{1, 2, 3, 4, 5, 6, 7, 8, 9\}
```

Samples_Vector above contains 9 elements and the interpolation factor I = 5. Therefore, 4 zeros are inserted per original sample to increase the size of the vector of samples and accomplish upsampling. The resulting vector:

which has 45 elements. The up-sampled samples vector would then be FIR filtered to smooth the data and accommodate the included zeros. The figures 4.2 and 4.3 below show linear and stem plots of the samples vector with the original 8 samples.




Figure 4.2: Plot of example Samples Vector




Figure 4.3: Alternate Plot of Samples_Vector as a Stem

The resulting plots of up-sampling the original data by zero insertion is shown in the figures 4.4 and 4.5 below. The resulting inserted zeros are obvious in the resulting linear and stem plots.




Figure 4.4: Plot of *Up-sampled Samples Vector* as a Linear Plot




Figure 4.5 : *Up-sampled Samples_Vector* as Stem plot

FIR filtering therefore has to be performed on the up-sampled vector to smooth the data to produce a set of samples that are equivalent to the original vector, but with an increase in the number of samples. The resulting vector below shows the up-sampled and filtered vector which resembles the original plot before the size increase, after the application of the FIR filter.




Figure 4.6: Plot of example Samples Vector Up-sampled and Filtered (Interpolated)




Figure 4.7: Alternate view of Interpolated Samples_Vector as a Stem Plot

It is therefore clear that after zero insertion of the original samples to increase the number of samples, FIR filtering has to be done to smooth out the samples. This accomplishes the interpolation and hence makes vector of interpolated samples a mere bigger image of the original set of samples.

Decimation

Decimation performs the inverse of interpolation and decreases the size of the samples vector by a decimation factor D. The samples are first FIR low-pass filtered and then down-sampled by a factor D, where every Dth sample is kept from the original vector after filtering. If the interpolated samples vector from the example above is decimated by a factor of D=9, filtered and down-sampled, the resulting size will be a decimated vector of samples with 5 elements. Therefore, the samples are again filtered and every 9^{th} sample starting from the 1^{st} sample is kept. The figures 4.8 and 4.9 below show the resulting plot of the decimated samples vector plotted as amplitude of samples vs. sample number [Mathworks Resampling, Signals Processing Tool Box].




Figure 4.8: Interpolated Samples_Vector Decimated by a Factor of 9




Figure 4.9: Alternate View of Decimated Vector as a Stem

This above example summarizes the concept of sample rate change by resampling data through the combined process of Interpolation followed by Decimation. A vector of 9 samples, which plots a straight line with positive slope, was increased and decreased in size by interpolation and decimation respectively while maintaining the envelope of the original set of samples.

4.2.2 Combined Interpolation and Decimation Filters for Resampling

Interpolation and decimation both use FIR low-pass filters for their implementation. In interpolation, the filter is implemented directly after up-sampling, and in decimation directly before the down-sampling process. Resampling is the combination in series of interpolation and then decimation respectively. This means that FIR low-pass filtering is performed twice in direct succession during resampling. The FIR low-pass filters can be combined into one filter for the application of resampling. This is very straight forward since both filters are in line with each other, which means that the filter with the lowest cut-off frequency can be used for the application of resampling in this system. The figure 4.10 below outlines this concept.




Figure 4.10: Combined FIR Low-Pass Filter for Resampling

The interpolation and decimation factors define the cut-off frequencies in the Interpolator and the Decimator. The cut-off frequency is inversely proportional to the I and D factors. Therefore, if the I > D, then the resampling FIR low-pass filter, hR(k), used will be interpolation filter hu(k). Also, if D > I, then hR(k) used will be hd(k), the decimation filter. Since FIR low-pass filtering is applied in direct succession in interpolation and decimation, the filters can be combined into one process by using the filter with the lowest effective cutoff frequency.

4.2.3 Finite Impulse Response Filter Design

In this section, we describe how the FIR filter that is used for resampling is designed. A windowed-sinc FIR filter is used for each successive resampling in the Symbol Timing module. Windowed—sinc filters are very stable and easy to implement and program. They are normally used to separate one frequency band from another, and perform well in the frequency domain at the expense of poor performance in the time domain. The performance of windowed-sinc filters can be significantly improved when implemented with FFT-convolution vs. standard

convolution. Fast Fourier Transform (FFT) convolution, however significantly increases programming complexity for the implementation of these filters [Smith 287].

The design of a windowed-sinc filter starts with the kernel of an ideal sinc pulse. A sinc pulse has the general form of $\sin(x)/x$ and can be given by:

$$h[i] = \frac{\sin(2\pi f_c i)}{i\pi}$$

The frequency response of an ideal sinc pulse would produce a perfect low-pass filter. However, sinc functions extend to both positive and negative infinity as shown in the example figure 4.11 below of an un-normalized sinc function.




Figure 4.11: Plot of ideal Sinc Pulse [Wikipedia: sinc]

The sinc function is therefore then truncated to have M+1 points, where M is an even number to have symmetry around the main lobe. All points after the M+1 are simply excluded or ignored. The truncated sinc pulse is then shifted to the right so the filter kernel only includes positive indexes as shown in the example figure 4.12 below.




Figure 4.12: Example Truncated Right Shifted Sinc Pulse

The abrupt discontinuity at the end of the truncated shifted sinc will cause excessive ripples in the pass-band and poor attenuation in the stop-band. Therefore, a window of choice has to be multiplied by the truncated sinc pulse to reduce the abruptness of the truncated ends and improve the frequency response. A window is simply a smoothly tapered curve. In this application, a Blackman window is chosen and used for its simplicity. The equation of a Blackman window is:

$$w[i] = 0.42 - 0.5 \cos(2\pi i/M) + 0.08 \cos(4\pi i/M)$$

The example Matlab™ plot of a 1024-sample Blackman window is shown in the figure 4.13 below.




Figure 4.13: Plot of a Blackman Window

The result of windowing the sinc pulse is shown in the figures below with smoothing to produce smooth transitioning windowed-sinc FIR filter kernel. The two important parameters that are needed for the design of this resampling filter are the cut-off frequency Fc and the number of points for the filter M. Once these two parameters are determined, the windowed-sinc FIR filter via Blackman window is defined by the following equation:

$$h[i] = K \frac{\sin(2\pi f_c(i - M/2))}{i - M/2} \left[0.42 - 0.5\cos\left(\frac{2\pi i}{M}\right) + 0.08\cos\left(\frac{4\pi i}{M}\right) \right]$$

K is chosen such that the sum of all samples is equal to one. This is achieved by ignoring K during the calculation of the kernel then normalizing the result to one post calculation [Smith 290]. The cutoff frequency is chosen by determining the bigger of the interpolation and decimation factors I and D as explained in the earlier section.

The filter length should ideally be relatively large compared to the *I* or *D* factors. Therefore *M* is set to be:

$$M = 2*ID_MAX*10+1 < (1024+1)$$

M is limited to a filter size of up to 1024+1 for this application as bigger filter size implementations become exponentially more computationally intensive.

The figure 4.14 below outlines the steps described above in designing the kernel used for the windowed-sinc FIR filter.




Figure 4.14 Windowed-Sinc FIR filter via Blackman Window

With the final filter kernel in place, the data can then be filtered in time domain by convolution or in the frequency domain using FFT convolution. The filtering used for resampling in this system is performed by convolution due to the lesser complexity of the two techniques. The resampling FIR filter is redesigned for each successive resampling of the received samples.

4.2.4 Resampling Filter Design in C

The *Resample_FIR* function is used in calculating the vector that holds the windowed-sinc FIR filter. The filtering of up-sampled data is also performed in this function. The resulting data is then passed out to be down-sampled.

The code snapshot below shows the initializations of the vectors <code>Filter_Kernel</code>, <code>BlackMan_Window</code>, and <code>Windowed_Filter</code>. <code>Filter_Kernel</code> holds the truncated filter kernel soon to be windowed. The vector, <code>BlackMan_Window</code>, represents the Blackman window used in windowing, and <code>Windowed_Filter</code> holds the resulting windowed-sinc FIR filter used in filtering. All three vectors are of the size <code>FIR_Size</code> which is set by the user as a preprocessor macro. For this example, <code>FIR_Size</code> is limited to 1024 and shows a 501 tap filter calculation.

```
This Function is the Second part of the Resampling routine
   It should Recieve the Upsampled Vector data and Design the FIR

// and Implement the FIR on the in Coming Data
// Up_Vector has all the Upsampled data
// Up_Vector Filterd has the data after Filtering
V **** THIS WORKS******
void Resample_FIR(genericComplexType_t *Up_Vector, genericComplexType_t
                     long Interpolation_Factor, long Decimation_Factor, lon
    genericType_t ID_max - 0;
    long I,D -0;
    genericType_t FC =INT2GENERIC(0); // This is the Cutoff_Frequency
    int M = 0; // This is the length of the Filter Kernel
int i.j; // Iterators for the loops
    int length - *Up_Length;
    errorCodeEnum_t res - NO_MATH_ERROR:
    const genericType_t PI = DOUBLE2GENERIC(3.14159265);
    genericType_t Filter_Kernel[FIR_Size];
genericType_t BlackMan_Window[FIR_Size];
                                                        // This is to store
                                                         // a vec
                                                                                  Filter Kernel and
    genericType_t Windowed_Filter[FIR_Size];
                                                         // A vec
                                                                                  Window Declarations
    genericType_t SUM;
    genericType_t Scale_Factor;
    genericType_t Max_H;
    genericType_t one;
    genericType_t conv_input1[Vector_Size_Resample]; // These are var.
    genericType_t conv_input2[Vector_Size_Resample];
```

Figure 4.15: Snapshot of C – code Initializations of FIR vectors

A for loop is used to calculate the points of the filter kernel according to the equation given in the above section:

$$h[i] = K \frac{\sin(2\pi f_c(i - M/2))}{i - M/2} \left[0.42 - 0.5\cos\left(\frac{2\pi i}{M}\right) + 0.08\cos\left(\frac{4\pi i}{M}\right) \right]$$

The filter kernel and Blackman window are calculated and saved into their own vectors and K is ignored. Since the calculation of the kernel may include divide by zero, a special case is included to take care of the divide by zero case. The resulting calculations of *Filter_Kernel* and *BlackMan_Window* are then multiplied by each other to produce *Windowed_Filter* as shown in the code snapshot below (figure 4.16). *Windowed_Filter* holds the resulting filter after windowing used in the resampling process.




Figure 4.16: Code snapshot of Truncated and shifted Filter Kernel and Blackman Window Calculation

The figure 4.17 below shows the simulation plots of the *Filter_Kernel* and *BlackMan_Window* vectors after the calculation in the for-loops and stored in data memory.




Figure 4.17: Code Composer Studio C-Simulated Plot of *Filter_Kernel* and *BlackMan_Window* from data memory

The figure 4.19 below shows the example simulated *Windowed_Filter* filter kernel after truncation and windowing. The filter kernel is supposed to have unity gain at DC, and so the center point of the filter should have a maximum of 1, and sum of all the samples equal to one. Therefore, all samples in the *Windowed_Filter* vector have to be normalized, and hence where the K constant comes into play for the equation:

$$h[i] = K \frac{\sin(2\pi f_c(i - M/2))}{i - M/2} \left[0.42 - 0.5\cos\left(\frac{2\pi i}{M}\right) + 0.08\cos\left(\frac{4\pi i}{M}\right) \right]$$




Figure 4.18: Windowed Filter Kernel Plot with 501 Taps in Code Composer Studio

The sum of all the values in the vector, *Windowed_Filter*, are calculated using a for-loop structure and stored in the variable *SUM*. The entire vector, *Windowed_Filter*, is then divided by the sum, *SUM*. The maximum value of the resulting vector is then divided into 1 to calculate the scale factor, *Scale_Factor*. The resulting *Scale_Factor* is then used to multiply the vector *Windowed_Filter* and completes the normalization of the filter kernel. The code snapshot below (figure 4.19) outlines the discussed process.

```
for(i=0:i(M:i++)
526:
            //SLM = SLM + *(windowed filter +i);
res = GenericPoint_Add(&SUM,&Windowed_Filter[i],&SUM);
527:
                                                                                                 Calculation of
                                                                                                 SUM
          wend of the for loop
532:
533:
          for(i=0:i(M:i++)
               //*(windowed_filter + i) = *(Windowed Filter +i)/SUM;
534:
               res - GenericPoint_Div(SWindowed_Filter [i], SSUM, SWindowed_Fil
536:
                                                                                                  Divide kemel
538:
539:
                                                                                                  by SUM
           // THIS MAY or MAY bot be needed
          Max_H= DOUBLE2GENERIC(0);
for(i=0;i < M; i++)</pre>
540:
541:
543:
544:
545:
               if(Windowed_Filter[i]>Max_H)
                                                                                                  Max of Divide
                                                                                                  kemel by
                   Max_H -Windowed_Filter[i];
546:
547:
                                                                                                  SUM
548:
549:
550:
551:
          //Scale_Factor = floor(1/Scale_Factor);
          one -DOUBLE2GENERIC(1);
          res - GenericPoint_Div(Sone, SMax_H, &Scale_Factor);
                                                                                                    Scale
552:
553:
554:
                                                                                                    Resulting
          for(i=0;i < M;i++)
                                                                                                    Kemel by
555:
556:
               //*(Windowed_Filter + i) = *(Windowed_Filter +i)*Scale_Factor;
                                                                                                    Scale Factor
               res - GenericPoint_Mult((&Windowed_Filter[i]),&Scale_Factor,(&Windowed_F
558:
               //res = GenericPoint_Mult((Filter_Kernel +1),&Scale_Factor,(Filter_Kernel
```

Figure 4.19: C-Code snapshot showing the Normalization of Filter Kernel for Unity Gain

The resulting normalized filter kernel vector, *Windowed_Filter*, with unity gain is plotted below in figure 4.20. The resulting filter kernel is then used to filter the up-sampled data by convolving the filter kernel with the filter.




Figure 4.20: Normalized Filter Kernel with Unity Gain

The real and imaginary parts of the down-converted complex data (inphase and quadrature) are filtered independently. The resulting data is then stored into the vector $Up_Vector_Filtered$ for down-sampling in the next phase.

Figure 4.21: Convolution of Filter with Ups-sampled Data.

The figure 4.21 above shows a code snapshot of the real and imaginary parts of the data being filtered via convolution.

4.2.5 Convolution in C

Convolution is the mathematical means of combining two signals to form a third signal, and is the technique used to perform the filtering for resampling. Convolution takes an input signal and the impulse response of a filter kernel, to produce an output signal which is filtered in the time domain. If x[n] is a N-point signal running from 0 to N-1, and h[n] is a M-point signal running from 0 to M-1, the convolution of the two signals is y[n] = x[n] *h[n], where the resulting length is N+M-1 point signal running from 0 to N+M-2 [Smith 120]. The mathematical description of convolutions is described by the convolution sum:

$$y[i] = \sum_{j=0}^{M-1} h[j] x[i-j]$$

The convolution sum describes how each point in the output signal is calculated independently of all the other points in the output. The index i describes which point in the output is being calculated. The index j runs through each sample in the impulse response h[j] and multiplies it by the right sample in the input sample x[i-j]. All the corresponding products are added up to produce the output sample being calculated. All points of the output are calculated via a multiply and accumulate defined by the convolution sum. The corresponding C-code implementation is shown in the figure 4.22 below.

```
void Conv(genericType_t *inputsamples1, genericType_t *filt.int input_size, int taps, genericType_t *result)
   int i.j:
   int output_size;
   errorCodeEnum_t res = NO_MATH_ERROR;
   genericType_t temp;
genericType_t element;
genericType_t out;
   output_size - input_size + taps - 1;
   /// Go through each element of the output
                                                          Amultiply and accumulate for each output element
                if( ((i-j)<0)||((i-j)>=input_size) )
                                                                                 Ignore padded samples
                    Do Nothing Here
                                                                                 outside the input data
                    element = inputsamples1[i-j];
GenericPoint_Mult(&filt[j], &element , &t
GenericPoint_Add(&temp, &result[i], &out);
                                                                                              Grab the right
                                                                                              element of the input
                    result[i] - out;
                                                                                              samples
   Wend of hig for
                                                                                             Multiply the filter by
   end of the G Conv for Sujits Code
                                                                                             the right input sample
                                                             Accumulate result
                                                             after multiply
```

Figure 4.22: Code Snapshot of C-Code Implementation of Convolution Sum.

The convolution function, Conv, takes the input samples vector, the filter kernel vector, and the sizes of both the data and the filter to calculate a resulting vector that is convolution of the filter with the data (filtered data). The x[i-j] part of the convolution sum iterates through samples outside of the input data, and thus samples are ignored in the calculation of the convolution sum. The dual for loop structure traverses through each element of the output by iterating through the corresponding elements in the data and the filter performing the multiply and accumulate. Convolution can also be calculated based on what is called the input side algorithm. The input side algorithm is based on the fundamental concept in signals and systems of decomposing the input samples into impulses and running each impulse through the system (impulse response). The output of all inputs is then synthesized into the combined output of the convolution (combined shifted impulse response). Both implementations yield the same result and offer the same speed of calculation. The implementations of both can be found in the code listing of Appendix B.

4.2.6 Symbol Timing Use of Resampling

The three step process of resampling that is discussed previously is implemented in C-code in a similar fashion to the description. Up-sampling by zero insertion is performed on the received signal samples vector and then stored. The interpolation and decimation factors for the resample are used to build FIR low-pass filter and the filtering implemented by convolution of the up-sampled data with the filter. The resulting vector is then down-sampled to complete the process.

Recall from the original system description of Symbol Timing, the resampling rate is a function of the resampling factor and the original sampling rate of the captured data:

resampling r_i =resampling factor; *sampling r

The resampling factor is defined by the estimated bandwidth used and the step size for all other bandwidths to try as a part of creating the searching space. Also, recall from the earlier system description that the bandwidth estimation given by the anterior module is not accurate enough to be used symbol timing directly. Therefore, a range of possible bandwidths are used and are stored in a vector called *try_bw*.

```
try bw=[est bw-range*1000:step sr:est bw+range*1000]
```

The *try_bw* vector simply holds a set of possible bandwidth values above and beyond the estimated bandwidth. The *range* and *step_sr* are system parameters that are set by the user before using the system to determine the increments to search. In this application, the *range* is set to 1 and the *step_sr* is set to 100. For example, if the estimated bandwidth is determined to be *27000 Hz*, then *try_bw[]* will hold potential bandwidth values from *26000 to 28000(Hz)* in increments of 100Hz(*step_sr*). The *resampling_factor*; is therefore *try_bw[i]/est_bw*.

```
resampling_factor<sub>i</sub> = try_bw[i]/est_bw
resampling_r<sub>i</sub> = (try_bw[i]/est_bw)*sampling_r
```

The sampling rate divided by the estimated bandwidth is the estimated samples per second which has to be rounded to the nearest integer. Therefore, the resampling rate is:

resampling
$$r_i = try bw *est sps$$

The interpolation and decimation factors I and D have to be calculated from the resampling factor for each successive resampling. To create integer values for I and D, the resampling factor has to be rationalized. The interpolation factor I is set to the current resampling rate of the system, and the decimation factor set to original sampling rate. This creates large values for both I and D that can be rationalized down to smaller integer values.

For example if the $try_bw[j] = 26200$, and the original sampling rate of the system is 1.6Mhz, $resampling\ factor = 26200/27000 = 0.97$. The interpolation factor is therefore:

$$I = 26200 * (1600000/27000) = 1545800$$
 and $D = 1600000$

The interpolation and decimation factors I and D when rationalized are I = 713 and D = 738. Therefore, depending on the size of the received samples vector being resampled, there has to be a vector big enough to hold the up-sampled data. For instance, using a samples vector of 1024 samples, the up-sampled vector would need to hold 713*1024=730112 elements prior to filtering depending on the size of the filter used. A bigger vector would also then be needed to hold the data after filtering, prior to down-sampling, by convolution. Recall from the earlier explanation of convolution that the output size will be the sum of the input data plus the number of taps used in the filter minus one (N+M-1). Filtering data of that size requires a great deal of time and storing data of that length requires a great deal of space. The interpolation and decimation factors in this system are kept below 1000 for this reason.




Figure 4.23: Resampling Code Snapshot

The figure 4.23 above provides a snapshot of the *Resample* function that performs the resampling for Symbol Timing for this implementation. The vectors Up Vector and Up Vector Filtered are declared at the beginning of the function to hold the up-sampled data before and after filtering, and prior to down-sampling. The vector *constellation points* is the input to the function, and the vector constellation points resampled holds the resampled data after resampling. The *Resample* function performs resampling in a similar fashion to the earlier explanation of resampling theory. The interpolation and decimation factors are first rationalized by the RAT function. The input data is then up-sampled by the Up Sample function, and the Resample FIR function then performs the filtering of the up-sampled data. The up-sampled data is then down-sampled by the *Down Sample* function to complete resampling. The FIR filtering during resampling creates a delay in the output signal. The output is therefore delayed so that the down-sampling by D hits the center tap of the filter. Therefore, the delay associated with the filter is calculated and passed to the down-sampling function *Down Sample*. The delay is simply an estimate of the total amount of output points that are delayed in the output of the signal. After down-sampling the interpolated data, the delay is then compensated by shifting the downsampled data by delay points to the left [Matlab Toolbox resample].

4.2.7 Resample Example and Plots for Symbol Timing

A set of 128 samples captured in a over the air experiment by an Anritsu Signal AnalyzerTM is passed into MatlabTM to be resampled with an interpolation factor I = 24, and decimation factor D = 25. The resulting MatlabTM plot below (figure 4.24) shows the result of the resampled data.

The same samples are passed into a Code Composer StudioTM TMS470 ARM simulator, and the results are also plotted below using the code implementation described earlier. These examples validate the resampling process implemented in C, simulated for running on the ARM simulator. With I=24 and D=25, the resampling factor is 0.96, which results in the resampled vector with 123 samples. The resulting plot for the MatlabTM simulation below shows the results for the real part of the I-Q samples as a linear plot. The red line is a linear plot of the original 128 points while the blue is a 123 point linear plot after the resampling.




Figure 4.24: Plot of Real Part of IQ samples and Resampled Real IQ samples in Matlab™ Simulation

The MatlabTM plot shows the result of the real part of the constellation after resampling using MatlabTM tools running on the AnritsuTM signal analyzer. The plot verifies the concept of resampling and shows that the overall shape, magnitude, and phase of the signal are maintained after the sample rate change. The figure 4.25 below shows the resulting plots in the C-code simulator for the resampling on the same 128 point data performed using the C-code implementation for resampling.





Figure 4.25: Plots of Real Parts of Constellation and Resampled Constellation with delay

The figure 4.25 above show the same data passed to the ARM TMS470 Simulator to perform the same Resampling of the data. The plot at the top of the figure shows the original data and the one below shows the result after resampling. The figure below shows the result after compensating for the delay caused by the filter.



4.26: Real of Resampled IQ with Delay Compensation

The above results show successful simulation and implementation of resampling of the signal samples for the UCS system in C-code. The filtering of the real and imaginary parts of the data for using the simulation, however, takes a substantial amount of time. The MatlabTM simulation resamples the data in a few seconds while the Code Composer StudioTM simulation takes on the order of 30 to 45 minutes. The MatlabTM tools perform its filtering using FFT-convolution whereas this C implementation is performed using standard convolution in the time domain which is easier to implement but at the expense of speed. FFT-convolution is one aspect for future implementation in this system. Also, the Matlab implementation is meant to run efficiently on the PC, whereas the CCS simulation is simulating actual hardware while populating and parsing the results for viewing which accounts for more time to simulate. Therefore, increased speed is anticipated when the code runs on the actual hardware and while also not parsing results for viewing.

4.3 Symbol Rate Estimation and Coarse Classification

The Symbol Timing functionality of the system is composed of different sub-modules or functions that perform various tasks as a part for the combined functionality to perform Symbol Timing. The Symbol Rate Searching module is one such module and performs the task of determining the symbol rate of a received digital signal as it makes use of other functions to carry out its functionality. This Symbol Rate Searching function is the major work horse of the Symbol Timer in the system and is defined as a function in the code called *Symbol_Rate_Searching(...)* with various input parameters. The Symbol Rate Searching module takes estimated bandwidth, the constellation points of the received signal, and sampling rate of the current system to calculate several parameters including the estimated symbol rate, estimated samples per second, and the maximum and minimum variance of all the maximum and minimum variances taken from each subsequent resampling of the signal constellation samples. This function, along with all the functions used for the symbol timer, is a direct MatlabTM to C-code translation of the original version of the system with the creation of some tools such as the resampling, FIR filter design, convolution, and the reshaping of the constellation points.

Recall from the previous section that a range of possible bandwidths are used and are stored in a vector called $try_bw[]$ as the potential searching space for symbol rate estimate. Continuing from the previous section, the resampling factor is calculated from a candidate bandwidth value currently being traversed in the vector $try_bw[j]$, where j iterates through all the potential bandwidth values as the system goes through creating an array of variance values for its elimination process. Therefore, the current resampling rate is:

resampling
$$r_i = try bw[j] *est sps$$

where the estimated samples per second, est_sps is the current sampling rate of the system divided by the estimated bandwidth provided from the Bandwidth Estimation module. The interpolation factor I is therefore set to be $resampling_r_i$ and the decimation factor, D, is sampling rate of the system/hardware. The constellation of the complex down-converted received signal is therefore resampled as explained in the previous section from the rationalized interpolation and decimation factors that are derived above. The determination of interpolation and decimation factors and resampling of the original captured constellation is iterated for all elements in searching space, try bw[j].

4.4 Reshaping and Variance among Samples

With resampling of the constellation complete, the vector of resampled constellation points is reshaped to perform the "row by row" variance calculation of the reshaped, resampled constellation. This is a part of the *Fair Variance* algorithm that is used to eliminate members of the candidate space, $try_bw[]$.

Prior to reshaping, the resampled constellation is convolved with a vector of ones to first smooth the data, then the absolute value of the resulting vector is taken to create a vector of magnitudes from the constellation samples. Reshaping the constellation vector involves translating the 1-dimensional vector of absolute signal samples into a 2-dimensionial array of samples, then traversing this array and calculating the variance of each row and saving the resulting values into another array. Consider, for example, that the resulting vector of absolute signal samples to be reshaped after resampling and smoothing consists of 128 elements, and the contents of this vector are as follows:

Abs
$$Const = \{1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, ..., 128\}$$

Let's also assume that estimated samples per second, *est_sps*, is 16 for this example which also represents the number of rows that have to be represented in this 2-dimensional reshaped array. The resulting vector would therefore be a 16 by 8 array of values.

	1	2	3	4	5	6	7	8
1	1	17	33	49	65	81	97	113
2	2	18	34	50	66	82	98	114
3	3	19	35	51	67	83	99	115
4	4	20	36	52	68	84	100	116
5	5	21	37	53	69	85	101	117
6	6	22	38	54	70	86	102	118
7	7	23	39	55	71	87	103	119
8	8	24	40	56	72	88	104	120
9	9	25	41	57	73	89	105	121
10	10	26	42	58	74	90	106	122
11	11	27	43	59	75	91	107	123
12	12	28	44	60	76	92	108	124
13	13	29	45	61	77	93	109	125
14	14	30	46	62	78	94	110	126
15	15	31	47	63	79	95	111	127
16	16	32	48	64	80	96	112	128

Figure 4.27: Reshaped Absolute Value of Constellation

The above figure 4.27 shows the resulting reshaped values now represented by the 2-dimensional array. Taking the variance row by row would result in 1-dimensional array of variances with 16 rows. The result for this simple hypothetical example is shown in the figure 4.28 below.

1	1536
2	1536
3	1536
4	1536
5	1536
6	1536
7	1536
8	1536
9	1536
10	1536
11	1536
12	1536
13	1536
14	1536
15	1536
16	1536

Figure 4.28: Row by Row Variance from Reshaped Constellation

However, the reshaping shown in the above example is how MatlabTM and the original symbol searching function perform the vector reshaping. MatlabTM uses the column-major order of storing multidimensional arrays in linear memory. However, in C, the language for this implementation, multidimensional arrays are stored in linear memory using the row-major order. Column-major means that an array is represented in linear memory where the elements of each column are stored sequentially, where as in row-major order, the elements of each row are saved

sequentially. If we look at the hypothetical samples above, column-major would mean that the data is represented as follows:

where each row is in parentheses. This means that every element in memory goes from column to column before moving to the next row. Alternately, row-major representation would be the original order in which the data is, where each element in the array is in the same row before going to next column. Therefore, if the data is to be reshaped as is in C, the resulting representation is shown in the figure 4.29 below.

	1	2	3	4	5	6	7	8
1	1	2	3	4	5	6	7	8
2	9	10	11	12	13	14	15	16
3	17	18	19	20	21	22	23	24
4	25	26	27	28	29	30	31	32
5	33	34	35	36	37	38	39	40
6	41	42	43	44	45	46	47	48
7	49	50	51	52	53	54	55	56
8	57	58	59	60	61	62	63	64
9	65	66	67	68	69	70	71	72
10	73	74	75	76	77	78	79	80
11	81	82	83	84	85	86	87	88
12	89	90	91	92	93	94	95	96
13	97	98	99	100	101	102	103	104
14	105	106	107	108	109	110	111	112
15	113	114	115	116	117	118	119	120
16	121	122	123	124	125	126	127	128

Figure 4.29: Reshaped Data in Original Format Row-Major.

The row by row variance of this data is 6, not 1536 as it should be. Therefore, an offset has to be applied when reading data row by row of the original row-major organized data, so it will processed as column-major to yield the same results of the original system implementation. The data could also be transposed as an alternate solution [Wikipedia row-major]. The column-major offset for reading data stored in row-major order is:

where *row* and *col* represents the row and column starting from zero, of the corresponding element that we want to access. The value *num_rows* represents the total number of rows. Let's look at an example of reading the first row of the vector of absolute constellation points that is stored in linear format in column-major order. The first row is:

$$A = \{(1,17,33,49,65,81,97,113)\}$$

The element of the row 1 column 2 is 17. This element would be read as A[0][1] where each row and column starting from zero is represented in brackets. Using the offset $Abs_Const[1*16+0] = Abs_Const[16] =$ element 17 which corresponds to 17 in the original row-major sequence.

Accessing the element of row 1 column 6 corresponds to 81 and is A[0][5].

Abs Const[5*16+0] = Abs Const[80] = element 81 which corresponds to 81.

Using the above methodology, each row of the reshaped vector of absolute constellation samples can then be accessed in correct order and variance among absolute signal samples calculated correctly.

Let's continue with our discussion of symbol rate estimation with a 128 sample of absolute constellation samples reshaped to 16 rows and 8 columns, and let's also assume that the searching space for *try_bw* has 12 elements. A row by row variance calculation will therefore yield 16 variance values after resampling and reshaping the original data set. These 16 variance calculations will therefore be stored in a vector called *Var_all* that saves the variance values for each iteration through *try_bw[]*. Therefore, *Var_all* in this hypothetical example would be a 12 by 16 array of variance values for all 12 iterations. The minimum variance value of all the elements is then identified and saved as *min_var_all*. Recall from the earlier description of the symbol timing module that sampling at the right position will guarantee the highest Signal Interference Noise Ratio (SINR) and hence the lowest variance amongst all samples. Therefore, the corresponding row within *Var_all*, the population of all variance calculations, is the row that possesses *min_var_all* and identifies the index of the element within the searching space for the best symbol rate estimate.

The symbol rate is therefore estimated and all other members of $try_bw[]$, the searching space, are eliminated. Having estimated the symbol rate, coarse classification is achieved by clustering the received samples. The clustering of received symbols allows the system to look at the envelope of the system, where MPSK signals have a constant envelope with a single cluster while MQAM signals have clusters around more than one value. Carrier Synchronization and Fine Classification is the next step of this system as the class of digital signal is determined and symbol rate estimated.

Miscellaneous

Also, since this system is a translation from one programming language to another, many functions and tools, apart from the overall discussion, were translated or either recreated in C for implementation of this system on the SDR hardware. The code listing at the end of this report in the appendices provides full listing of all the source code created and used for the implementation of this project. A user interface was also adapted in Visual C++ that runs on the host computer to display the output of the system calculations. This interface, although not shown in detail, constantly reads data memory locations for changes in memory for values such as, bandwidth estimate, symbol rate estimate, and coarse classification of MPSK or MQAM.

4.5 Symbol Timing Conclusion

In this section, the *Symbol Timing & Coarse Classification* module along with its implementation is discussed. Symbol Timing is the key component of this UCS system and implementation. Without it, classifying MPSK and QAM signals cannot be achieved. The symbol rate, and effectively the bit rate of a digital signal transmission are important in receiving the signal. Estimating the symbol rate correctly is therefore important as this signal classifier attempts to figure out a received signal profile without prior knowledge of the transmission scheme. It is discussed in this chapter that symbol rate estimation is done through resampling the digital signal samples at different symbol rates, and applying fair variance elimination after each successive resample to find closest estimated symbol rate. Resampling is the most important and computationally intensive process in symbol rate estimation. The combined three step process of resampling is also discussed in full detail with simulation results. Finally, the reshaping and row by row variance calculations of the resampled signal are also discussed. The symbol rate that produces the lowest variance among all samples is chosen as the best estimate of symbol rate, as sampling at the right time produces the highest SINR and lowest variance among the samples.


Chapter 5: FPGA Digital Receiver and SDR Platform

This chapter describes the FPGA Digital Receiver module implementation and its design on the SDR Platform. First, this chapter introduces the SDR platform that is used for this particular implementation of the previously described Signal Classifier. The basics and overview of digital receivers are then presented, followed by the implementation of a digital receiver module on the radio platform's FPGA.

5.1 SDR Platform Overview

Software defined Radio (SDR) platforms support multiple air interfaces and protocols through the use of wideband antennas, Analog to Digital Converters (ADCs), and Digital to Analog Converters (DACs). This gives them the ability to function in many frequency bands and digitize captured RF signals to be processed by software on a processor. Generic SDR platforms function accordingly and are generally connected to host computers where the digitized input is passed to the host computer's General Purpose Processor (GPP) that performs the radio functionality in software. As processor technology advances, along with the advancement of Digital Signal Processors (DSPs), Field Programmable Gate Arrays (FPGAs), and other dedicated hardware, software defined radios will continue to be implemented on a variety of different hardware architectures that suits their applications.

The figure 5.1 below shows the next generation of standalone SDR technology with an example of a Lyrtech SFF SDR Platform. This SDR platform is similar to the technology of widely used SDR platforms but takes it a step further to include an advanced FPGA and DSP/ARM onboard processors for single board software defined radio functionality, without the need of host computers. With this architecture, RF signals are dual stage superheterodyned down to a low intermediate frequency by dedicated radio hardware. This low-IF signal is then passed down to the FPGA module which is programmed as a digital receiver subsystem. The FPGA thus performs the task of digital down conversion where the signals are converted to baseband signals and are mixed into complex I and Q (in-phase and quadrature) signals. The complex baseband I and Q signals are then passed to the DM6446 digital signal processor for processing. The UCS signal classifier's modules, the topic of this discussion, are run on the DSP in C-code executables. There, results of the Signal Classification are outputted through the platform's ethernet port to a host computer that has a user interface for parsing the results. The host computer in this implementation does not perform any signal processing or system functions of the described system, it exists only as a simple means to display results. With the inclusion of an onboard LCD, a host computer's interface can be eliminated all together. Also note that generic SDR platforms, such as the Universal Software Radio Peripheral (USRP), have a similar architecture up to the FPGA, with the exception of a DSP for onboard processing. After the FPGA digital down-conversion, baseband signals are passed to the host computer for processing. The figure 5.1 below shows a high level diagram of the Lyrtech SFF SDR.






Figure 5.1: Lyrtech SFF SDR Platform

5.2 Digital Receiver Overview and FPGA implementation

The superheterodyne radio receiver has been around for many decades and is the fundamental principle on which today's modern radio receivers are built. The figure 5.2 below shows the block diagram overview of a FM/AM superhet radio receiver that is typical for listening to FM or AM broadcasts.




Figure 5.2: Superhet Receiver Block Diagram

The analog signal, for example FM or AM broadcasts from your local favorite radio station, is first received at the antenna. The signal is optionally amplified by an RF or low noise amplifier before it is passed to the image rejection band-pass filter. After filtering out unwanted frequencies, the amplified RF signal is passed into a mixer for subsequent mixing of the RF signal. The mixer is also fed by an analog local oscillator which generates signals at different frequencies that in this case would be controlled by turning the knob of the FM/AM radio. The mixer mixes or translates the RF signal to an Intermediate Frequency (IF). The output signal after mixing is the IF signal which is also filtered and amplified. Filtering in the IF stage tunes to the particular frequency of interest and allows only the frequency of the radio station of interest to be passed and amplified. After the IF stage, the signal is then demodulated to recover the audio from the transmitted signal. The audio is subsequently amplified and played on the speakers for listening by the user. If the received signal is called F_sig , the signal of the local oscillator called F_lo , and the IF signal called F_if , the signals are related by the equation

$$F lo = F sig - F if$$

The mixer performs the analog multiplication of the F_sig and F_lo and generates a signal at the difference in frequency. This means that the local oscillator is tuned to a frequency that will generate a difference in frequency from the frequency of the received signal and generate the desired intermediate frequency. For example, if you wanted to receive an FM radio station at 100.7 MHz and the IF of the receiver is 10.7 MHz, turning the knob of the radio tunes the local oscillator to: 100.7 - 10.7 = 90 MHz [Hosking]. Therefore, the signal is down converted to a lower frequency than the transmitted frequency and is called an intermediate frequency as it not converted down to DC or baseband (0 hz). Superhet receivers have evolved into more advanced implementation of the underlying concept as there are multi stage multi IF superhet receivers and advanced designs. The Lyrtech SDR, for example, uses a dual stage superhet where RF signal goes through 2 stages of mixing before being down converted to IF frequency of 30 MHz.

A digital receiver takes the concept of a superhet receiver and adds to it. The figure 5.3 below shows the block diagram of a Digital Receiver Module.




Figure 5.3: Digital Receiver Block Diagram

The digital receiver is built on top of a superheterodyne as further digital processing is applied to the output of the final IF stage of the superhet. First the signal is digitized by an ADC and then is passed on to the digital mixer for mixing. Digital mixing is similar to analog mixing as the frequency of the signal is down converted to a lower frequency, however, in this case to baseband (0 Hz). Digital mixers are commonly referred to as Digital Down Converters (DDC's). The digital mixing is performed using two separate mixers. Along with the digital IF inputs, inputs from the digital local oscillator are also passed in simultaneously to both mixers. The digital complex down converted baseband signal is then digitally filtered. After filtering, the signal is passed to a DSP for demodulation and play out or further signal processing such as signal classification or other cognitive radio functions, as is described in the implemented system of this report.

The figure 5.4 below shows an isolated view of the digital receiver block. The important parts of the digital receiver are the Local Oscillator, Mixer, and Digital Low-pass Filter. The Local Oscillator is implemented as a direct digital frequency synthesizer (DDS). The oscillator generates digital samples of two sine waves precisely offset by 90 degrees in phase, creating sine and cosine signals. Using an 80 MHz clock source, the frequency range is from 0 Hz to 40 MHz with very good resolution below 1 Hz. The digital mixers are composed of two digital multipliers. The digital input samples from the ADC are therefore mathematically multiplied by the digital sine and cosine samples from the local oscillator.




Figure 5.4: Isolated Digital Receiver Blocks

"The sine and cosine inputs from the local oscillator create I and Q (in-phase and quadrature) outputs that are important for maintaining phase information contained in the input signal. From a signal standpoint, the mixing produces a single-sideband complex translation of the real input. Unlike analog mixers which also generate many unwanted mixer products, the digital mixer is nearly ideal and produces only two outputs: the sum and difference frequency signals" [Hosking]. Therefore, if we look at the difference product of the mixer, the wideband signal is translated from the higher frequency down to baseband by the relationship:

$$F lo = F sig$$

This is similar to the analog mixing discussed earlier with the superheterodyne receiver, except that the signal is mixed down to baseband instead of an intermediate frequency. Therefore, by tuning the local oscillator to the frequency of the signal of interest, the RF signal can be translated down to baseband such that the center of signal is at 0 Hz. The baseband signal is now ready for filtering. The digital low-pass filter passes all signals from 0 Hz to a predefined cut-off frequency and therefore rejects all signals above the cutoff frequency. The digital filter processes both I and Q signals. The filter effectively selects a narrow slice of the RF input signal and translates it to 0Hz. Another important aspect of the digital filter is the sample rate change afforded by the filter. The digital low-pass filter is also called a decimating low pass filter as the output samples of the filter are decimated by a factor *D*. Since the filter band limits the incoming signal by reducing bandwidth of the incoming signal from the ADC to the bandwidth of the filter, the sampling rate of the input signal is also reduced. For example, if the bandwidth of the

wideband signal is 30 MHz and the bandwidth of the low-pass filter used is 3 MHz, the signal is decimated by a factor *D* of 30. Therefore, the decimation factor determines the ratio of the input and output sampling rates and also the ratio between input and output bandwidths.

As outlined earlier, the digital receiver is implemented on the FPGA module of the SDR platform. After passing through a dual stage superheterodyne receiver, the received RF signal is converted to an intermediate frequency signal. This IF signal is then digitized by the ADC and passed to the FPGA to be downconverted to baseband by the digital receiver. The figure 5.5 below shows the model based design of the FPGA digital receiver that is implemented on the FPGA of the SDR platform.




Figure 5.5: FPGA Digital Receiver Implementation

Instead of creating each module component of the DRM individually, components from the Xilinx design library were used. The Xilinx library has implementations of components that are tested and available for use in system designs such as this one. Using the Model Based Design Kit (MBDK) along with MatlabTM/Simulink, and Xilinx ISE software suites, the digital receiver module is modeled using components of the Xilinx library. The created model is then compiled and built in a VHDL FPGA bit-stream that can be loaded on the FPGA of the module. As seen in the picture above, two multipliers are used for mixing, and a DDS block is used for the digital local oscillator implementation. The digital low-pass filter is showed in later screen shots. The

figure 5.6 below shows the configurations used for the digital local oscillator. It also shows the interface used with working with the Model Based Design Kit. The DDS is configured to output sine and cosine simultaneously. The sampling rate of the system is also explicitly configured to run at 80 MHz (FPGA and ADC clock speed). Note the use of an additional subtractor block that is used on the frequency input of the local oscillator. As explained previously, the frequency of the digital local oscillator is set to the centre frequency of interest in the incoming signal in order to convert the signal to baseband. However, in this implementation, 6 kHz is subtracted from the oscillator frequency to translate the signal down to 6 kHz instead of 0 Hz. This is called a low-IF (low intermediate frequency), consistent with designs that have been observed on this SDR platform.




Figure 5.6: Digital Local Oscillator Configuration

The figure 5.7 below shows an encapsulated view of the digital receiver module, which also includes a view of the digital low-pass filters used on both the I and Q streams. The block labeled "demodulator" encapsulates the view from the previous figure that shows the digital mixers and digital local oscillator. The frequency response of the FIR low pass filter used for decimation is also shown the figure 5.7 below.




Figure 5.7: Encapsulated DRM with view of Digital Filter

The sampling rate of the ADC and local oscillator is 80 MHz with a 40 MHz bandwidth. The sampling rate directly after mixing in the digital receiver module is down-sampled by a factor of 2 to reduce the sampling rate the 40 MHz. Identical digital lowpass filters are implemented on the I and Q signal streams with a decimation factor *D* of 20, which reduces the sample rate to 2 MHz and 1MHz bandwidth. The filter is designed using the MatlabTM FDA tool, and the coefficients of the FIR filter is loaded into the FPGA filter blocks. The figure 5.8 below shows the configurations of the FIR filter including the decimation factor.




Figure 5.8: FIR Filter Configuration

The figure 5.9 below shows the encapsulated view of the digital reciever module and how it connects from the ADC to the DSP via the video processing bus. The ADC digitizes the IF input signal and passes it to the Digitial Reciever Module implementation labled "RX". The IF input is digitally downconverted to complex baseband I and Q outputs which are time division multiplexed along the video processing bus to the DSP for further signal processing.




Figure 5.9: Encapsulated Digital Reciever Module and Synthesis Configuration

The configuration box in the above figure outlines the parameters for the FPGA clock speed selection, VDHL implementation, and compiled code using Xilinx tools. The FPGA implementation of the digital reciever module uses 20% of the total FPGA real estate as is outlined by the number of slices used in the figure 5.10 below.




Figure 5.10: FPGA Device Utilization

5.3 Conclusion

In this chapter, an overview of the SDR platform used for implementing the described system is first introduced. The Lyrtech SFF SDR platform is presented to show the architecture of the FPGA and DSP subsystem that is used for processing in one of the more advanced SDR platforms available today. The focus of this chapter was to describe the role of the FPGA in the building of a digital receiver module for use of receiving and transferring the received signals to the DSP module for further signals processing. The theory of superheterodyne receivers is first introduced, followed by the theory behind digital receivers. Superheterodyning theory is very important as it is basis by which all analog radio frequency hardware receives RF signals and mixes them down to a much lower intermediate frequency. Digital receivers build on top of the concept of superheterodynes, as they take the concept a step further by first digitizing the IF signal before performing digital mixing techniques to further digitally down-convert the received signal to baseband. The implementation of the digital receiver is on the SDR's FPGA discussed along with settings used with each module. This concludes the chapter on the FPGA digital receiver.

Chapter 6: Conclusion and Future Work

6.1 Summary and Conclusion

Cognitive radio technology is a phenomenon that is built on top of the evolution of software defined radio and is essentially an intelligent software defined radio. Cognitive radios are therefore software defined radio implementations that are aware of their surroundings and can adapt based on predefined objectives. This is the fundamental concept of the UCS system implementation discussed in this report. The recent popularity and developments in SDR have enabled us to develop a cognitive software defined radio implementation that has a predefined objective of detecting, classifying, synchronizing, and demodulating over the air signals. In this report, we have discussed how parts of the overall UCS system prototype are implemented on a standalone embedded SDR platform, the Lyrtech SFF SDR.

Firstly, we have discussed how the bandwidth of both analog and digital signals is estimated by first taking the power spectral density of the received signal. A histogram distribution is then computed from the log_{10} of the power spectral density. This distribution produces two distinct distributions for noise power and signal power, where the noise can then be isolated to find the threshold for noise.

Secondly, we have discussed symbol timing which is the key component of this UCS system and implementation, as without it, classifying MPSK and QAM signal cannot be achieved. The symbol rate, and effectively the bit rate of a digital signal transmission are important in receiving the signal. Symbol rate estimation is done through resampling the digital signal samples at different symbol rates, and applying fair variance elimination after each successive resample to find closest estimated symbol rate. Resampling is the most important and computationally intensive process in symbol rate estimation. The combined three step process of resampling is also discussed.

Finally, the description of the the role of the FPGA in the building of a digital receiver module is also discussed. The theory of superheterodyne receivers is first introduced, followed by the theory behind digital receivers. Superheterodyning theory is very important as it is the basis by which all analog radio frequency hardware receives RF signals and mixes them down to a much lower intermediate frequency. Digital receivers build on top of the concept of superheterodynes, as they take the concept a step further by first digitizing the IF signal before performing digital mixing techniques to further digitally down convert the received signal to baseband. Although not apart of the overall UCS system, this FPGA implementation of creating a digital receiver module was essential and precursive work to implementing the UCS system on the Lyrtech SFF SDR.

6.2 Future Work

In this system implementation, C-code executables are created from the original system implementation to run on the Lyrtech SFF SDR. Also, the digital receiver module implementation on the FPGA is created using an array of tools to create a board-specific VHDL

FPGA bitstream. The digital receiver module has been simulated and tested on the SDR platform and works according to the requirements. This module is specific to this system and may be replicated or ignored for different system implementations. In order to create a more generic implementation of this system, the FPGA module is limited to implementation of the digital receiver module to isolate the cognitive parts of the UCS system to the DSP. Therefore, this allows the system to be transplanted on any implementation that has digital receiver module and processor that will run C–executables. The FPGA implementation of this system can be utilized for a more custom system implementation on the Lyrtech SFF SDR platform. For example, the fast parallel processing of the FPGA could be utilized to implement the spectrum sensing part of the UCS system onboard the FPGA. This would allow the system to find signals faster and possibly process simultaneous frequency bands through the use of FPGA FFT cores. This could be future implementations of this system implementation suited to the Lyrtech SFF SDR platform.

The C-code implementations for this system are created using generic C libraries without compiler and vendor-specific dependencies to allow the system to run across different platforms with little to no change. Some of the code is created to replicate the original system functions. Essentially, these replications are direct code translations from one programming language to another, while some are newly created. The code has been modeled in Matlab™ and simulated in Code Composer StudioTM (CCS) for functionality. A simulator was created in CCS to model the execution in software as it would run on the SDR platform. The functionality of system in CCS simulation has been verified to that of the original system prototype when compared with signals samples captured from over the air transmission. However, the C-code running on the Lyrtech SFF SDR platform has not been debugged and fully verified. This roadblock is due to the lack of debugging resources available with debugging the code on the system's DSP. The SDR platform was not provided with an appropriate in-circuit debugger or JTAG module for real time debugging and access to data and program memories. This resource would provide the same capabilities as does CCS which allows us to set breakpoints during code execution to check on different data variables to make sure that system processes them as intended. It would also allow us to load predefined signal samples that were captured and verify that the code running on the DSP processes them according to the original system. This ability to debug would also provide the ability to calibrate the system accordingly. For example, the Spectrum Sensing and Bandwidth Estimation modules require the correct thresholds to function correctly. The Spectrum Sensing module that was implemented previously by Nair [Nair, 2009] uses PSD with a threshold to detect signals above the noise. Due to the lack of debugging resources, the threshold was set by a trial and error process which took many hours of trials just to set one parameter to demo this functionality of the system. The Bandwidth Estimation module of this report, as discussed earlier, also requires a threshold to be set on the histogram distribution in order to correctly isolate the noise and signal parts of the distribution for correct bandwidth estimate. For this reason even though the simulated Bandwidth Estimation module runs on the SDR platform and outputs a bandwith estimate, it is not the correct estimate. This is also the case for the Symbol Timing module when it also runs on the SDR platform. Therefore a small amount of work still has to be done in the future to debug and verify the system while running on the SDR platform's DSP along with setting the correct thresholds. Since the code has been simulated and verified already in the CCS simulator, real time debugging on the actual hardware is a matter of stepping through the code execution process to verify all the modules.

Apart from verification and testing of the modules that have already been created in C, the remaining blocks of the system have to be created as apart of the onging process to implement the entire system. As discussed, these modules would first have to be simulated in CCS and then verified and tested on the SDR hardware. Also note that the addition of an FFT filtering tool should also be created and tested for the use of this system. Recall from the earlier description of symbol timing that the filtering is performed in time domain via convolution. The addition of an FFT filter would add complexity but would increase the speed of the filtering and hence decrease the time during subsequent reseampling. This filter would also allow the system to perform more accurately without the expense of speed, as more narrow stepsizes could be used in symbol rate estimation.

References

- [1] Q. Chen, Y. Wang, and C. Bostian, "Universal Classifier Synchronizer Demodulator," in Performance, Computing and Communications Conference, 2008. IPCCC 2008. *IEEE International Performance, Computing and Communications*, Dec. 2008, pp. 366-371.
- [2] Rodger H. Hosking, "Digital Receiver Handbook: Basics of Software Radio sixth edition, Theory of Operation Applications Products Links", Pentek Inc 2006.
- [3] Mathworks. Available at: www.mathworks.com/access/helpdesk/toolbox/singal/decimate.html
- [4] Steven W. Smith, Ph.D, "The Scientist and Engineers Guide to Digital Signal Processing," Available at: http://www.dspguide.com/
- [5] John G. Proakis, Dimitris G. Manolakis, "Digital Signal Processing, Principles, Algorithms and Applications," Prentis Hall 2007.
- [6] Row-major. Available at: http://en.wikipedia.org/wiki/Row-major-order
- [7] Joseph Mitola III, "Cognitive Radio for Flexible Mobile Multimedia Communications," *Mobile Multimedia Communications*, 1999.
- [8] Thomas W. Rondeau, "Application of Artificial Intelligence to Wireless Communications," Ph.D. Dissertation, in Dept. of Electrical & Computer Engineering. 2007, Virginia Polytechnic Institute and State University: Blacksburg, VA.
- [9] James O'Daniel Neel, "Analysis and Design of Cognitive Radio Networks and Distributed Radio Resource Management Algorithms", Virginia Polytechnic Institute and State University, 2006.
- [10] Simon Haykin, "Cognitive Radio: Brain-Empowered Wireless Communications," *IEEE Journal on Selected Areas in Communications*, Vol 23, No. 2, Feb 2005, pp. 201-220.
- [11] Charles W. Bostian, "Cognitive Radio Research", May 2009. Available at: http://wireless.vt.edu/coreareas/Cognitive%20Radios_Networks/Presentations/Cognitive%20Radio%20Research_Bostian.pdf
- [12] M. McHenry *et al.*, "XG Dynamic Spectrum Sharing Field Test Results," *Proc. IEEE DySPAN*, Apr. 2007, pp. 676-684.
- [13] Qing Zhao and Brian M. Sadler, "A Survey of Dynamic Spectrum Access," *IEEE Signal Processing Magazine*, Vol4, May 2007, pp. 1347-1349.
- [14] Bin Le, Thomas W. Rondeau and Charles W. Bostian, "Cognitive Radio Realities", *Wireless Communications and Mobile Computing*, Vol 7, November 2007, pp. 1037-1048.

[15] Ian F. Akyildiz, Won-Yeol Lee, Mehmet C. Vuran, Shantidev Mohanty, "Next generation/dynamic spectrum access/cognitive radio wireless networks: A survey," May 2006

Available at:

http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.61.3454&rep=rep1&type=pdf

- [16] Partha Pratim Bhattacharya, "A Novel Opportunistic Spectrum Access for Applications in Cognitive Radio", Department of Electronics and Communication Engineering, Narula Institute of Technology, Agarpara, Kolkata 700 109, West Bengal, India.
- [17] Sujit Nair, "Coarse Radio Signal Classifier on a Hybrid FPGA/DSP/GPP Platform," Masters of Science Thesis, Dept of Electrical Engineering, Virginia Tech, December 2009.
- [18] SIGINT. Available at: http://en.wikipedia.org/wiki/SIGINT
- [19] Lyrtech, Small Form Factor SDR Evaluation Module/Development Platform User's Guide, Lyrtech, October 2007.
- [20] Lyrtech, SFF SDR Development Platform Model-Based Design Guide, Lyrtech, April 2007.
- [21] Code talker. Available at: http://en.wikipedia.org/wiki/Code_talker

Appendix A

Source Code Listing for Bandwidth Estimation

```
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
#include "bandwidth_estimation.h"
#include <math.h>
// Define The BinLength for Histogram
// of the PSD// >30
#define Bin Length 40
#define Sampling_Rate 1600000 //Sammpling Rate is 2M for current applications for the
anritsy data 1.6 M
#define FFT_Points 1024 //***** Be sure to check this part out*********
#define FFT Resolution 512 //FFT Resolution is The total number of usuable points. The
first half of the points
//
// Set the Threshold for Max Noise Noise THis will need to be set for the device being used.
#define Noise Upper 4
#define Noise Lower 0
//This Function with Take the PSD and Calculate the Log10 of the PSD
//Takes in an Array PSD and outputs the value to another Array, Log_Of_PSD;
//void Log 10 PSD(genericType t *PSD, genericType t *Log Of PSD, int FFT POINTS)
//void Log 10 PSD(void)
void Log_10_PSD(genericType_t *PSD, genericType_t *Log_Of_PSD, int size)
{
int i;
errorCodeEnum t res = NO MATH ERROR;
for(i=0;i<size;i++)</pre>
res = GenericPoint_Log10(PSD+i, Log_Of_PSD+i) | res ;
//PSD++;
//Log Of PSD++;
//res = GenericPoint Log10(genericType t const *p Base, genericType t *result);
// end of for loop
}
// END of FUNCTION
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
//Find the Max LOG_PSD_POINT and MAX_INDEX
void MAX_L (genericType_t *Log_Of_PSD,
genericType_t *MAX_LOG_PSD,
int *MAX INDEX LOG PSD,
int size)
```

```
int i;// Loop counters to traverse the array pointer
*MAX LOG PSD = INT2GENERIC(0);
*MAX INDEX LOG PSD = 0;
for (i= 0;i< size;i++)
if (*Log Of PSD > *MAX LOG PSD)
*MAX LOG PSD = *Log Of PSD;
*MAX_INDEX_LOG_PSD = i;
Log Of PSD++; // go the next address or element in LoG PSD
} // End of For Loop
}//END of FUNCTION
//Find the Min LOG PSD POINT
void MIN L (genericType t*Log Of PSD,
genericType t*MAX LOG PSD,
int *MAX INDEX LOG PSD,
genericType_t *MIN_LOG_PSD,
int size)
int i;// Loop counters to traverse the array pointer
int min index =0;
*MIN LOG PSD = *MAX LOG PSD; // Set it to the MAX then compare it downwards
for (i= 0;i< size;i++)
if (*MIN LOG PSD > *Log Of PSD)
*MIN LOG PSD = *Log Of PSD;
min index = i;
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
Log_Of_PSD++;// go the next address or element in LoG PSD
}// End of For Loop
}//END of FUNCTION
//Create Histogram vector.
//Create values for BIN ARRAY and H Array
void Histogram_PSD( genericType_t *Log_Of_PSD,
genericType t*MAX LOG PSD,
genericType t*MIN LOG PSD,
genericType_t *Bin_Array,
genericType_t *H_Array,
int size)
genericType t bin width; //How wide the spread for the Histogram will be
genericType t bin center constant;
genericType t bin center actual;
genericType_t bin_left;
genericType t bin right;
genericType t bin location = *MIN LOG PSD;
genericType_t bin_location_1 = *MIN_LOG_PSD;
genericType t *start address;
errorCodeEnum t res = NO MATH ERROR;
genericType_t Temp_1;
genericType_t Temp_2;
genericType_t Temp_3;
```

```
genericType_t Temp_4;
genericType tTemp 5;
genericType tTemp 6;
genericType_t Temp_7;
genericType tTemp 8;
genericType t *Bins; // A pointer variable to store the the
number of bins
genericType_t *Bin_Right_Array[Bin_Length]; // an array the size of the Number of Bins
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
int i,j; // Loop counter
int two = 2;
int one =1;
genericType t generic one:
start_address= Log_Of_PSD;// Copy the starting address of the PSD ARRAY
*Bins = INT2GENERIC(0);
res= GenericPoint ConvertFromInt(Bin Length, Bins); // convert the number of Bins from the
distribution to generic
// point # for the use in generic point
math
// bin width =(maxF-MinF)/Bin Length
res1 =GenericPoint Sub(MAX LOG PSD, MIN LOG PSD, &Temp 1);
res2= GenericPoint_Div(&Temp_1, Bins,&Temp_2);
bin width = Temp 2; // temp 2 stores the value of the bin width
res3= GenericPoint ConvertFromInt(two, &Temp 3);
res4= GenericPoint_Div(&Temp_2, &Temp_3, &bin_center_constant);
//bin center = bin width*.5;
// Create a generic point value of 1 for the integer one for the use in incrementing
// in generic point math.
res9= GenericPoint_ConvertFromInt(one, &generic one);
// Create Bin VEctor
for (i= 0;i< Bin Length;i++)</pre>
// bin location = bin location + bin width;
res5=GenericPoint Add(&bin location, &bin width, &bin location 1);
//Bcc =bcc-(bin width*.5); % This vector has all the values for the bin centers
res6=GenericPoint Sub(&bin location 1, &bin center constant, &bin center actual);
*Bin Array= bin center actual;
bin location = bin location 1;
Bin Array++;
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
//BIN ARRAY Stores the Bin Centers for the histogram Distribution
// Create H VEctor (Distribution Vector)
// To Create the H-Vector, count up the distribution for each PSD point that falls within
// ranges of the Bins
bin left = *MIN LOG PSD; //initialize bin left and right
res7 =GenericPoint Add(&bin left, &bin width, &bin right);// check this condition and the
relation to the for loops
// bin_right = bin_left + bin_width;
for (i= 0;i< Bin_Length;i++)</pre>
```

```
for (j=0;j<size;j++) /// size in this case and almost all cases should be the precision
of fft points used
//if(j==0)
// Log Of PSD = start address; // restart the address of the PSD to the
starting adress
if( (Log_Of_PSD[j]>bin_left)&&(Log_Of_PSD[j]<=bin_right) ) ///upper bound
inclusive lower exclusive
Temp 5 = INT2GENERIC(0);
res8 =GenericPoint Add(H Array+i, &generic one, &Temp 5); //lf you find
something in the range
//*H Array=Temp 5;
H Array[i] =Temp 5;
}// end of if
else if(i==0)// special case for the first freg(min freg is counted since the
count is lower exclusive
if(Log_Of_PSD[j]== *MIN_LOG PSD)
Temp 7 =INT2GENERIC(0);
res11 = Generic Point Add(H Array+i, & generic one, & Temp 7);
//*H Array=Temp 7;
H Array[i] =Temp 7;
}//end if
}// end of if
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
else if(i==(Bin Length-1))// Special Case of the Max Fregency Upper bound
if(Log Of_PSD[i]== *MAX_LOG_PSD) // Check this case because it might count
the last distribution twice
{
Temp_8 =INT2GENERIC(0);
res12 = Generic Point Add(H Array+i, & generic one, & Temp 8);
//*H Array=Temp 8;
H Array[i] =Temp 8;
}//end of if
//Log Of PSD ++;
}// end of outer for loop
bin left = bin right;
Temp 6 = INT2GENERIC(0);
res10 =GenericPoint Add(&bin_right, &bin_width, &Temp_6);
// bin_right = bin_right +
bin right = Temp 6;
//H Array ++;
}// end of outer for loop
}// End of the Function
//Take The Histogram distribution of the Log of the Psd and Seperate the Noise portion
//The noiseportion can be seperated with the Noise upper and Lower Bounds
//After the seperation of the noise, Find the max noise and then search for
// the minimum noise point moving forward.
```

```
// This point is the threshold for noise.
void Noise Vectors(genericType t*Bin Array, genericType t*H Array,
genericType t*H Noise, genericType t*B Noise,
genericType t *Thresh,int size,int digital)
errorCodeEnum t res = NO MATH ERROR;
genericType t Noise Up; //Upper noise floor
genericType t Noise Low; //Lower noise floor
genericType_t max_noise_histogram;
genericType_t min_noise_histogram;
genericType t min noise PSD;
genericType t max noise PSD;
int i=0;
-6-
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
int int max noise index=0;
int int min noise index=0;
int j =0;
int noise size =0;
//genericType_t *start_Bin_Address;
//genericType t *start H Noise Address;
//genericType t *start B Noise Address;
//start Bin Address =Bin Array;
//start H Noise Address = H Noise; /// store the starting address of the Array
//start B Noise Address = B Noise;
max_noise_histogram =INT2GENERIC(0);
min noise histogram =INT2GENERIC(0);
min noise PSD=INT2GENERIC(0);
max noise PSD=INT2GENERIC(0);
// these variables are to hold the noise and floor thresholds
//noise upper and noise lower are specified at the top of this file as integers
res = GenericPoint ConvertFromInt(Noise Upper, & Noise Up)|res;
res = GenericPoint_ConvertFromInt(Noise_Lower, &Noise_Low)|res;
i=0;
for (i= 0;i< Bin Length;i++)
if ((Bin Array[i] < Noise Up) & (Bin Array[i] > Noise Low)) // Search for PSD Values
Within the Noise Bounds
//*H Noise = *H Array;
//*B Noise = *Bin_Array;
H Noise[i] = H Array[i];
B Noise[i] = Bin Array[i];
j++;
noise size++;
//H Noise++;// Distrubution or Hits
//B Noise++;//PSD Range
}// end of If coniditon
//H Array++;
//Bin Array++;
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
}// end of the for loop // At the end of this loop you should have PSD
range for noise and Hits Distrubiton
// Taken from full Histogram of PSD Bin and H arrays
max_noise_histogram= INT2GENERIC(0);
//H Noise = start H Noise Address;
```

```
int_max_noise_index =0;
for(i =0; i<noise size; i++)</pre>
if(H Noise[i] > max noise histogram)
max_noise_histogram = H_Noise[i]; //Find the Max_Histogram_Point or Max
Distrubution
int max noise index=i; // Find the corresponding Index from the Start
address
}
//H Noise++;
// Convert the max Histogram point to the acutal PSD point of the MAX Noise Distribution
//Bin Array = start Bin Address:
max noise PSD = *(B Noise+ (int max noise index));
/////////// from Max Noise downwards for the Min Noise Distribution
//Lets use only the method for digital signals for the initital trial
// If it is not accurate for ANolog signals add the analog signal estimation method
//if(digital==1)
//{
min noise histogram= max noise histogram;
//int min noise index = int max noise index-1; // search from the Max
Distrubion of Noise Index Onwards.
for(i = (int max noise index); i <noise size; i++)// continue traversing the array</pre>
{ // max noise distribution to min
noise distribution
if(H_Noise[i] < min_noise_histogram)</pre>
min noise histogram = H Noise[i]; //Find the Min Histogram Distribution
of the Noise
int min noise index=i;
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
//H_Noise++;
//Bin Array = start Bin Address;
min noise PSD = B Noise[int min noise index];
//Remember min noise index is maxnoise index plus the counts
*Thresh = min noise PSD;
//}// end of If digital
//else// If it is a Analog signal
Thresh = *(B Noise + int max noise index+1);
*/
} //// END of FUNCTION
//This FUNCTIOn takes the Threshold for noise found in the previous
//Function and Uses that Estimate bandwidth given the LOG of the PSD
void Bandwidth_Estimation(genericType_t *Log_Of_PSD,
genericType t *Thresh,
genericType_t *band,int size)
```

```
int near bw threshold left =0; // this variable tells whether you are close to the
bw threshhold or not
// % If you are close to the bw threshold, stop
// traversing. If you are far away keep
//traversing
int near bw threshold right =0;
genericType t lo=INT2GENERIC(0);
genericType_t hb=INT2GENERIC(0);// //lower side and upper side
bandwidth points
genericType t temp;
genericType t roll off;
genericType t bw;
float roll off2;
errorCodeEnum t res;
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
//genericType t *PSD Start Address = Log Of PSD;
int i,j; // Counters
*band =INT2GENERIC(0);
i=2; // Check THIS OUT FOR MATLAB VS C code
while (near bw threshold left ==0)
if( (Log Of PSD[i]<*Thresh) && (Log Of PSD[i-1]>*Thresh) ) // IF i am near the threhhold
break out of the loop
near bw threshold left =1;
if( (Log_Of_PSD[i]<*Thresh) && (Log_Of_PSD[i+1]>*Thresh) ) //IF I am near the
threshhold break out of the loop
near_bw_threshold_left =1;
}
else
i = i+1; // IF lam nowhere near the threhhold keep traversing
}//
// Log Of PSD ++; /// Traverse through the PSD Points
}// End of the WHile Loop
// Log Of PSD = PSD Start Address + size; // go the end of the PSD Array
j= size-2; //(total number of PSD or LogPSD points)
while (near bw threshold right ==0)
if( (Log_Of_PSD[j]<*Thresh) && (Log_Of_PSD[j-1]>*Thresh) )
near bw threshold right =1;
if( (Log Of PSD[j]<*Thresh) && (Log Of PSD[j+1]>*Thresh) )
near bw threshold right =1;
}
else
j = j-1;
}
-10-
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
```

```
}// end of the while loop
if(abs(i-j)>(FFT_Points/2))
lo=j*(Sampling Rate/FFT Points)-Sampling Rate;
hb=i*(Sampling_Rate/FFT_Points);
else
lo=i*(Sampling Rate/FFT Points);
hb=j*(Sampling Rate/FFT Points);
temp = hb-lo;
//*band = temp;
//roll off=0.35;
////bandwidth =bw/(1+roll off);
roll off = DOUBLE2GENERIC(1.35);
roll off2 = 1.35;
bw = temp; //=LONG2GENERIC((*Bandwidth));
//res = GenericPoint_Div(&bw, &roll_off, &bw res);
//res = GenericPoint Int(&bw res, &bw roll off);
//*Bandwidth = bw roll off;
temp =fabs(ceil(bw/roll_off2)); //*Bandwidth =
abs(ceil(bw/roll off2));///-----Non GENERIC POINT MATH------
*band = temp;
//*Bandwidth = 2*abs(( ceil(bw/roll off2)));///-----Non GENERIC POINT
MATH-----
//cf=(lo+hb)/2;
}//END OF FUNCTION
//This FUNCTION is MAIN Function INSIDE THE Bandwidth Estimation Routine,
// THis should make a call to all the functions needed to calculate the estimated
// bandwidth
// THe only input should be the an Array of PSD points.
// FROM that the routine should Figure out a the estimated Bandwidth.
// Should return an int*
void band est main(genericType t *PSD Points, genericType t*Bandwidth, int size)
{
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
// PSD POINTS is THE INPIUT
//genericType t *PSD;
//genericType_t *Log_Of_PSD;
genericType_t PSD[FFT_Points];
genericType t Log Of PSD[FFT Points];
genericType t MAX LOG PSD;
int MAX INDEX LOG PSD:
genericType t MIN LOG PSD;
genericType t Bin Array[Bin Length]; // Actual PSD Points to work with the counts
genericType t H Array[Bin Length]; // counts for the distribution
genericType t H Noise[Bin Length];
genericType t B Noise[Bin Length];
genericType t Thresh; // Threshhold for noise//
//genericType t roll off;
//genericType t bw;
//genericType t bw res;
```

```
//int bw roll off;
//float roll off2;
//errorCodeEnum t res;
int i=0;
//Just for now.
int digital =1; // assume that the bandwidth of all digital signals
//PSD= (genericType t*)malloc(size*sizeof(genericType t));
//Log_Of_PSD = (genericType_t*)malloc(size*sizeof(genericType_t));
//initializations the PSD Points.
MAX_LOG_PSD =INT2GENERIC(0);
MAX INDEX LOG PSD=0;
MIN LOG PSD = INT2GENERIC(0);
Thresh =INT2GENERIC(0);
for(i=0;i<size;i++)</pre>
PSD[i] = INT2GENERIC(0);
Log Of PSD[i] = INT2GENERIC(0); // Initialize the Log of the PSD to All zeros
} -12-
H:\MS\Backups\UCS_C_code_april8\bandwidth_estimation.c Monday, July 26, 2010 6:35 PM
for(i=0;i<size;i++)</pre>
PSD[i] = PSD Points[i]; // The address of one is assigned to the address of the other
for(i =0;i<Bin Length;i++) //initialize the values back to zero;</pre>
H Array[i] = INT2GENERIC(0);
Bin Array[i] = INT2GENERIC(0);
H_Noise[i] = INT2GENERIC(0);
B_Noise[i] = INT2GENERIC(0);
Log_10_PSD(PSD, Log_Of_PSD, size);// Calculate the Log of the PSD
MAX_L (Log_Of_PSD,&MAX_LOG_PSD, &MAX_INDEX_LOG_PSD,size);
MIN L (Log Of PSD, &MAX LOG PSD, &MAX INDEX LOG PSD, &MIN LOG PSD, size);
Histogram PSD(Log Of PSD, &MAX LOG PSD, &MIN LOG PSD, Bin Array, H Array, size);
Noise Vectors(Bin Array, H Array, H Noise, B Noise, &Thresh, size, digital);
Bandwidth Estimation(Log Of PSD,&Thresh,Bandwidth, size);
free(PSD);
free(Log Of PSD);
}// End of the Function
-13-
```

Appendix B

Source Code Listing for Symbol Timing Estimation H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM #include "Symbol Timing.h" #include "lyrtech_init.h" //#define Sampling Rate 2000000 //Sammpling Rate is 2M for current applications #define NUM SAMP 128 #define Sampling Rate 1600000 // Sampling rate for ANRITSU DATA is 1.6M# #ifndef step sr #define step sr 100 //change the step sr for searching range #endif // range is normally 1; Step sr normally 100 #ifndef Range #define Range 1 //change the step sr for searching range #endif // range is normally #define Vector Size Resample const 2048 // This is the size of the The Resampled Contesllation // So far I have seen Interpolation Factors on the orders of 250;-->250000+ points for data on samples of 1024 #define Vector Size Resample 60000 // This is the size of the vector to hold Upsampled and Filterd Data //(Conv Size = Vector Size Resample + FIR Size); #define Conv Size 62000 //This has to be the size of FIR Size and Vector Size Resample #define Limiter_Len 2000 //*** CHANGE THIS to MAX value for the size for a limiter function #define FIR Size 512 // This is the size of the Filter used for Resampling (MAX filter size) #define num fft conv 1024 // This is the fft size to use for filtering. Affects speed // the fft size should be less the the FIR SIZE //-----SymbolSearching Variables that might need to be bigger for to support full func--// In Case of a Crash, or depending on Program Memory Restrictions // Experiment with these lengths and Rebuild #define inte size 200 #define elg len 2048 #define re elg len 2048 #define elg1 len 256 #define conv cons len 256 #define var all len 2048 // This is usually 21*36 #define try bw len 200 // Ususally 21 #define max min len 200 // About 21 in matlab verison #define two d array len 400 // This goes back to storing and accessing elements as a 2d array #define g_len 100 // This is the size of the array for the QAM searching section #define second var len 200 // *** Check the appropriate size of this not sure what it is H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM supposed to be as of now static const genericType_t Signal_Processing_Constant_Value_1 = INT2GENERIC (1); static const genericType_t Signal_Processing_Constant_Value_0 = INT2GENERIC (0); //-----END of DEFINE Statements for SYmbol Timing Variables-----

/* These are the Funtion Calls that need to be inititated in Main.

Possibly Copy and Paste the code below in Main(Appropriate Section) to get it to work:

// 1) Check out the generic convolution. size of output

// THings to check

//Symboltiming Data type Definitions

```
genericComplexType t *Complex Samples Data[NUM SAMP]; // example Number of samples
passed to DSP from FPGA
//Symboltimming Function Calls where appropriate
convertFromWANNSamplesToGenericSamples(wannInputSamples, Complex Samples Data,
NUM SAMP); //
convert the samples to complex I+jQ format
// Complex Samples_Data is of generic
//FIR routine taken from TEXAS INSTRUMENTS
//This is the Function to rationlize given Interpolation and Decimatian factors
// Basically reduce them to the Lowest Terms
//WORKS
void RAT(long *m, long *n)
while(*m!=*n) // There is no decimal point so no need for Generic Point Math
if(*m > *n)
*m= *m - *n; //large - small , store the results in large variable
else
*n= *n - *m;
}// end the while Loop
/// Remeber to divide I and D by M;
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
}// End of the RAT function.
// This function does UPSAMPLING by zero insertion.
//Inserts N-1 zeros inbetween each element of the array
//size is the length of the input sample.( The total number of input samples or IQponts)
// In reality it does not insert the zeros but keeps track of how many zeros are inbetween each
element
//WORKS
void Up_Sample(genericComplexType_t *constellation_points, long Interpolation_Factor,
genericComplexType t*Up Vector,long *Up Length, int size)
int total zeros = Interpolation Factor -1;// insert N-1 zeros between input samples
int interp = Interpolation Factor:
int input length = size; // size of the incoming vecotr of constellation points. eq 1024
int i =0; // This is the for loop iterator;
int output length=0; // THis is how big the output or UPvector is going to be
// output length = ceil(input length * Interpolation Factor); // This int arithmetic/ No
need for gneric type
output length = ceil(input length * (Interpolation Factor));
*Up Length = output length; // The size out put Vector will be output Length
//start addr = temp vector;
for(i =0;i< output length;i++)</pre>
Up Vector[i].real = Signal Processing Constant Value 0;
Up Vector[i].imag = Signal Processing Constant Value 0;
//temp_vector = start_addr;// Restart the pointer at the base address
//
j=0;
for (i= 0; i< output length; i=i+interp) // Go throuh and reinstert the acual
constellation points back into
```

```
// Temp vector.
Up Vector[i].real = constellation_points[j].real;
Up_Vector[i].imag = constellation_points[j].imag;
}// The end of the foor loop
}// END of of UP_SAMPLE
// The convolution using the inputside algorithm.
//WORKS
void Convolution_Input_Side(genericType_t *input1, genericType_t *input2, int size1, int size2,
int output_size, genericType_t *output)
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
int i,j =0;
int total size;
int iterator =0;
int al;
genericType t Temp result[Conv Size];
genericType_t input_prod;
genericType_t intermediate;
genericType ta; // These are the variables to perform the convolution math math.
genericType_t b;
genericType_t c;
errorCodeEnum t res;
total size =(size1+size2)-1;
for(i=0;i<total_size;i++)</pre>
Temp_result[i] =INT2GENERIC(0);
}// end of initialzation loop
for(i = 0; i < size1;i++)
for(j=0;j< size2;j++)</pre>
// Temp_result[i+j]=Temp_result[i+j] + (input1[i] * input2[j]);
iterator = i+j;
a = input1[i];
b = input2[j];
c = Temp result[iterator];
res =GenericPoint_Mult(&a, &b,&input_prod);
res =GenericPoint_Add(&c, &input_prod, &intermediate);
Temp result[iterator] = intermediate;
iterator =0;
}// inner loop
}// End of Outer loop
for(i=0;i<output size;i++)</pre>
output[i]=INT2GENERIC(0);
for(i=0;i<output_size;i++)</pre>
output[i]=Temp_result[i];
}
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
}// End of Function
// Convolve a generic Type with a generic Complex type
```

```
// ***Works
void Convolution Input Side Complex(genericType t *input1, genericComplexType t *input2, int
size1, int size2.
int output_size, genericComplexType_t *output)
genericType_t conv_input[Vector_Size_Resample];
genericType_t conv_output[Conv_Size];
int i,j;
for(i=0;i<size2;i++)</pre>
conv_input[i] = input2[i].real; // copy the contetns of the complex input
Convolution Input Side(input1, conv input, size1, size2, output size, conv output);
for(i=0;i<output size;i++)</pre>
output[i].real =conv_output[i];
for(i=0;i<size2;i++)</pre>
conv_input[i] = input2[i].imag; // copy the contetns of the complex input
Convolution_Input_Side(input1, conv_input, size1, size2, output_size, conv_output);
for(i=0;i<output size;i++)</pre>
output[i].imag =conv output[i];
}// End of the Convolution Input Side Complex
//THIS IS THE GENERICPOINT CONVOLUTION --OUTPUTSIDE ALGORITHM
// Input 3 is the filter
// Input 1 is the data
void Conv(genericType_t *inputsamples1, genericType_t *filt,int input_size, int taps,
genericType_t *result)
{
-5-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
int output size:
errorCodeEnum t res = NO MATH ERROR;
genericType t temp;
genericType t element;
genericType_t out;
output size = input size + taps - 1;
for (i = 0; i < output_size; i++) /// Go through each element of the output</pre>
{ result[i] =Signal_Processing_Constant_Value_0;
for (j = 0; j < taps; j++) //multiply and accumulate for each
output element
{ // 0 to taps
if( ((i-j)<0)||((i-j)>=input_size) )
//Do Nothing Here
}
else
element = inputsamples1[i-j];
GenericPoint_Mult(&filt[j], &element , &temp);
GenericPoint_Add(&temp, &result[i], &out);
```

```
result[i] = out; ;
}// end of big for
}// end of the G Conv for Sujits Code
void Conv Complex(genericComplexType_t *input_samples, genericType_t *filt,int input_size, int
taps, genericComplexType_t *result)
genericType_t conv_input[Vector_Size_Resample]; // THe biggest size sample to convolve is
1024 for the costellation points
genericType_t conv_output[Conv_Size];
int output length;
int i;
output length = input size+ taps - 1;
for(i=0;i<input size;i++)</pre>
conv input[i] =input samples[i].real;
}
-6-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
Conv(conv_input, filt,input_size,taps, conv_output);
for(i=0;i<output length;i++)</pre>
result[i].real = conv output[i];
for(i=0;i<input size;i++)</pre>
conv input[i] =input samples[i].imag;
Conv(conv_input, filt,input_size,taps, conv_output);
for(i=0;i<output length;i++)</pre>
{
result[i].imag = conv_output[i];
}// end of function
//// The overlap add method//////
//// FFT CONVOLUTION WITH THE OVERLAPP ADD METHOD
//// THis is for fast filtering of large amounts of data
/// with large filters
//// THE FFT SIZE must be specified in the Macros above
void FFT_Filter(genericType_t *input_data, genericType_t *filter,
genericType_t *result,int input_size, int filter size)
{
int output_length; // This is the size
int N FFT; // N is the number of FFT points to use for the convolution
int L; // L is block length
int i.i: // iterators
genericComplexType t filter complex[FIR Size]; //this variable is hold a complex version of
the filterdata
genericComplexType t input complex[Vector Size Resample]; // the input sample may be very big
errorCodeEnum t res;
DSASignalProcessingType t dsaVariable;
genericComplexType t twiddleFactors[num fft conv];
genericComplexType_t window[num_fft_conv];
genericComplexType_t B [num_fft_conv]; // this holds FFT of the FILTER
genericComplexType_t dst[num_fft_conv]; // variable to hold calculations
```

```
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
//////******initialize the input sample and the filter to be complex****
for(i=0;i<filter size;i++)</pre>
filter complex[i].real =filter[i];
filter complex[i].imag = Signal Processing Constant Value 0; // the imaginary parts
have to be zero:
}// end of for loop
for(i=0;i<input size;i++) /// make the input data complex also
input complex[i].real =input data[i];
input_complex[i].imag = Signal_Processing_Constant_Value_0; // the imaginary parts
have to be zero;
}// end of for loop
//initialize B to zero
for(i=0;i<N FFT;i++)</pre>
B[i].real= Signal Processing_Constant_Value_0;
B[i].imag= Signal Processing Constant Value 0;
N FFT = num fft conv; //assign the length of the convolution to use in the filtering
res = GenericPointComplex InitFFTTwiddles(twiddleFactors, N FFT);
// res= GenericPointComplex InitBlackmanWindow(window, filter_size);
// res= GenericPointComplex WindowData (filter complex, window, dst, filter size);
res = GenericPointComplex FFT (filter complex, &twiddleFactors[0], B, N FFT) | res;
//B has the FFT of the Filter
}// end of main function
// This Function is the Second part of the Resampling routine
// It should Recieve the Upsampled Vector data and Design the FIR
// and Implement the FIR on the in Coming Data
// Up Vector has all the Upsampled data
// Up Vector Filterd has the data after Filtering
// **** THIS WORKS*******
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
void Resample_FIR(genericComplexType_t *Up_Vector, genericComplexType_t *Up_Vector_Filtered,
long Interpolation Factor, long Decimation Factor, long *Up Length)
genericType t ID max = 0;
long I,D = 0;
genericType_t FC =INT2GENERIC(0); // This is the Cutoff Frequency
int M = 0; // This is the length of the Filter Kernel
int i,j; // Iterators for the loops
int length = *Up Length;
errorCodeEnum_t res = NO_MATH_ERROR;
const genericType t PI= DOUBLE2GENERIC(3.14159265);
genericType_t Filter_Kernel[FIR_Size]; // This is to store the generic point sinc
genericType_t BlackMan_Window[FIR_Size]; // a vector to use for Windowing
genericType t Windowed Filter[FIR Size]; // A vector that holds the contents after
filterina
genericType t SUM;
genericType t Scale Factor;//
```

```
genericType_t Max_H;
genericType tone;
genericType_t conv_input1[Vector_Size_Resample]; // These are variables to use in the
convoltution for filtering
genericType t conv input2[Vector Size Resample];
genericType_t conv_output1[Vector_Size_Resample];
genericType_t conv_output2[Vector_Size_Resample];
I = Interpolation Factor;
D = Decimation Factor;
ID max = 1;
if(ID max > D)
ID max =I;
}
else
ID max =D; // Find the Maximum Between I and D
//FC = 1/D; %Set the cutoff frequency (between 0 and 0.5)
//FC = 1.0/ID max;
res=GenericPoint Div(&Signal Processing Constant Value 1, &ID max, &FC);
//*****
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
M = 2*ID max*10; // 'Set filter length (Experiment With Different Filter Lengths)
//M = FIR_Size; // You can Fix the filter Length for less calculations
// And less smooth data. EXPERIMENT WITH THE RESULT
if(M<=FIR_Size)
// Do nothing use the current M
}
else
M =FIR Size;
}
for(i=0;i<M;i++) // THis part of code follows method 1 of Matlab code resample script.m
for FIR, method 2 for blackman
if((i - (M/2)) == 0)
Filter Kernel[i] = DOUBLE2GENERIC(sin(PI*FC)); // Avoid a devidide by zero
}
else
//filter kernel(i) = sin(PI*FC*(i-M/2)) / (PI*FC*(i-M/2));
//*(Filter Kernel+i) = DOUBLE2GENERIC(sin(PI*FC*(i-M/2)) / (PI*FC*(i-M/2))); //
Check this for
Filter_Kernel[i] = DOUBLE2GENERIC(sin(PI*FC*(i-M/2)) / ((i-M/2))); // Check this for
\frac{1}{100} = \frac{42 - 50 \cos((2 \sin^2 i)/M) + 8 \cos((4 \sin^2 i)/M)}{100}
```

```
BlackMan_Window [i] = DOUBLE2GENERIC((42 - 50 \cdot \cos((2*Pl*i)/M)) + 8 \cdot \cos((4*Pl*i)/M))/100);
}// END of THE GENERATION FOr the Filter KERNEL and THE Blackman WINDOW
for(i=0;i<M;i++)//BlackMan WINDOW the SINC pulse to Create a WINDOWED FILTER KERNEL
//filter wind = filter kernel.*black1;
res= GenericPoint Mult( &Filter Kernel[i], &BlackMan Window[i], &Windowed Filter[i]);
}// Continue from here with Normalization ETC
// Normalize the Filter to a Gain of 1 at DC
SUM = DOUBLE2GENERIC(0);
for(i=0;i<M;i++)
{ -10-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
//SUM = SUM + *(windowed filter +i);
res = GenericPoint Add(&SUM,&Windowed Filter[i],&SUM);
}// end of the for loop
for(i=0;i<M;i++)
//*(windowed filter + i) = *(Windowed Filter +i)/SUM;
res = GenericPoint_Div(&Windowed_Filter[i]), &SUM, &Windowed_Filter[i]);
// THIS MAY or MAY bot be needed
Max H= DOUBLE2GENERIC(0);
for(i=0; i < M; i++)
if(Windowed Filter[i]>Max H)
Max_H =Windowed_Filter[i];
//Scale Factor = floor(1/Scale Factor);
one =DOUBLE2GENERIC(1);
res = GenericPoint Div(&one, &Max H, &Scale Factor);
for(i=0;i< M;i++)
//*(Windowed Filter + i) = *(Windowed Filter +i)*Scale Factor;
res = GenericPoint Mult((&Windowed Filter[i]),&Scale Factor,(&Windowed Filter[i]));
//res = GenericPoint Mult((Filter Kernel +i), & Scale Factor, (Filter Kernel +i));
for(i=0;i<length;i++)</pre>
conv_input1[i] = Up_Vector[i].real;
conv_input2[i] = Up_Vector[i].imag;
//////Next Up Convolve the input signal with the filter to perform the filtering
//Convolution Input Side(conv input1, Windowed Filter, length, M, length, conv output1);
//Convolution_Input_Side(conv_input2, Windowed_Filter,length, M,length, conv_output2);
Conv(conv input1, Windowed Filter, length, M, conv output1);
Conv(conv input2, Windowed Filter, length, M, conv output2);
for(i=0;i<length;i++)</pre>
Up Vector Filtered[i].real=conv output1[i];
Up_Vector_Filtered[i].imag=conv_output2[i];
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
```

```
}// End of the filtering of Resample function
//THis is the down sample function. This is the 3rd part of the resampling routine
// UP Vector should contain the data elements after Filtering.
// Decimation Factor holds the value to down sample by
// Constellation Points Resampled has the values that
// after the entire resampling process.
// Function should keep every Nth element of the array
// starting from the first element. N represent the integer value
// the Decimation Factor
///WORKS**
void Down Sample(genericComplexType t *Up Vector Filtered, long Decimation Factor,
genericComplexType t *Constellation Points Resampled, long *Up Length,
int *Down_Length )
long length = *Up Length; // This is the incoming size of the array
int i,i =0; // iterator for a for loop
*Down Length = ceil(length/ Decimation Factor);
for(i=0; i<*Down Length; i++)</pre>
Constellation Points Resampled[i].real = INT2GENERIC(0);
Constellation Points_Resampled[i].imag = INT2GENERIC(0);
}
j=0;
for(i=0; i<*Down Length; i++)</pre>
Constellation Points Resampled[i].real =Up Vector Filtered[i].real;
Constellation Points Resampled[i].imag =Up Vector Filtered[j].imag;
j=j+ Decimation Factor; // Pick every jth point and throwing away the rest.
}// This is the end of the function
//THIS WORKS. THIS CALLS THE FUNCTIONS ABOVE
void Resample(genericComplexType_t *constellation_points, genericComplexType_t *
constellation points resampled,
long Interpolation_Factor, long Decimation_Factor,int size,int * Down_Length)
genericComplexType t Up Vector[Vector Size Resample]; // this is the upsampled vector
zero insertion
genericComplexType t Up Vector Filtered[Vector Size Resample]; //Vector After Filtering
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
long Up_Length;
long m;
long n;
m= Interpolation Factor;
n = Decimation Factor;
RAT(&m, &n); // Find the Greatest common divider of the 2 numbers
Interpolation Factor = (Interpolation Factor/m); // Rationalize the numbers to
smaller numbers
Decimation Factor = (Decimation Factor/m); //
Up Sample(constellation points, Interpolation Factor, Up Vector, &Up Length, size);
Resample FIR(Up Vector, Up Vector Filtered, Interpolation Factor, Decimation Factor, &
Up Length);
Down Sample(Up Vector Filtered, Decimation Factor, constellation points resampled, &
Up Length, Down Length);
//Simple function to take the ABS() of a Generic_Complex_type
```

```
// and Return an GenericType. Calculates the absolute value of each element(real and imaginary
parts)
//***WORKS****
void ABS Complex(genericComplexType t *input, genericType t *output, int inputlength)
{
int i = 0:
genericType tinput squared imag;
genericType tinput squared real;
genericType_t input_real;
genericType_t input_imag;
genericType t sum squared;
genericType tabs value;
errorCodeEnum t res;
for(i=0;i<inputlength;i++)</pre>
{
input real = (input[i].real);
input imag = (input[i].imag);
//input_real = ((input+i)->real);
//input imag = ((input+i)->imag);
//GenericPoint_Exp2(genericType_t const *p_Base, genericType_t *result);
res= GenericPoint_Mult(&input_real,&input_real, &input_squared_real);
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
res= GenericPoint Mult(&input imag,&input imag, &input squared imag);
// GenericPoint Add(genericType t const *a, genericType t const *b, genericType t
*result):
res= GenericPoint Add(&input squared real,&input squared imag,&sum squared);
//GenericPoint Sqrt(genericType t const *p Square, genericType t *result);
res = GenericPoint Sqrt(&sum squared, &abs value);
output[i] = abs value;
abs value =INT2GENERIC(0);
sum squared =INT2GENERIC(0);
}// end of the for loop
// this is the limiter function. takes abs value first then carries out the limiter
functionality.
// COME BACK TO THIS FUNCTION.IT is Called Once at the very end of the symbol Timer.
void Limiter F(genericType t*input, genericType t*output, genericType t level, int size)
genericType_t x[Limiter_Len];
genericType_t y1[Limiter_Len];
genericType_t sum_x;
genericType_t temp_sum_x;
genericType_t temp_x_squared;
int i;
//int temp mean;
genericType t mean;
genericType t mean squared;
genericType t standard mean;
genericType t temp mean;
//genericType t *std mean mean; // variable for the standard mean/mean
genericType_t R_th[2];
genericType tR;
genericType t len;
```

```
genericType_t lim_var_squared;// this the major variable for the comparison in the lim
funchtin
genericType_t lim_var;
genericType_t lim_var_temp;
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
errorCodeEnum t res;
// ABS Complex(input, x, size); // x should have the abs value of the complex
input
for(i=0;i<size;i++)</pre>
{
x[i] =input[i];
//level is the number of points in each row or column in QAM
//v1=zeros(size(x));
for(i=0;i<size;i++)</pre>
y1[i] = INT2GENERIC(0);
//R=[-1];
R = INT2GENERIC(-1);
sum x= INT2GENERIC(0);
                ---rms mean
for(i=0;i<size;i++)</pre>
{ //Calculate the mean
//sum x=x(i)^2+sum x;//
res=GenericPoint_Mult(&x[i],&x[i], &temp_x_squared);
res=GenericPoint Add(&temp x squared, &sum x, &temp sum x);
sum x = temp sum x;
}// End of For Loop
len = INT2GENERIC(size);
//mean_x=(sum_x/length(x))^(1/2);
res =GenericPoint_Div(&sum_x, &len, &mean_squared);
res =GenericPoint Sqrt(&mean squared,&mean);//*/
/* for(i=0;i<size;i++)// try the regular mean
res=GenericPoint Add(&x[i],&sum x, &temp sum x);
sum_x = temp_sum_x;
}//
len = INT2GENERIC(size);
res =GenericPoint_Div(&sum_x, &len, &mean_squared);
mean = mean squared;*/
//standard_mean=((4+80+72)/16)^(1/2);
standard_mean = DOUBLE2GENERIC(3.1225);
//R th=[5.5,14];
R th[0] = DOUBLE2GENERIC(5.5);
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
R_th[1] =DOUBLE2GENERIC(14.0);
for( i=0;i<size;i++)</pre>
//*lim var =(x(i)*standard mean/mean x)^2;
res =GenericPoint_Mult(&(x[i]), &standard_mean, &lim_var temp);
res=GenericPoint_Div(&lim_var_temp, &mean, &lim_var);
res =GenericPoint_Mult(&lim_var,&lim_var, &lim_var_squared);
if ( (lim_var_squared < R_th[0]) || (lim_var_squared==R_th[0]))</pre>
```

```
y1[i]= INT2GENERIC(1);
else if( (lim_var_squared < R_th[1]) && (lim_var_squared > R_th[0]) )
y1[i]= INT2GENERIC(2);
else
y1[i]=INT2GENERIC(3);
for(i=0;i<size;i++)</pre>
output[i] = y1[i];
}// end of limiter
void ABS Limiter F(genericComplexType t *input, genericType t *output, genericType t level, int
size)
{
genericType_t x[Limiter_Len];
genericType_t y1[Limiter_Len];
genericType_t sum_x;
genericType t temp sum x;
genericType t temp x squared;
int i:
//int temp mean;
genericType t mean;
genericType t mean squared;
genericType t standard mean;
genericType t temp mean;
//genericType_t *std_mean_mean; // variable for the standard_mean/mean
genericType_t R_th[2];
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
genericType tR;
genericType t len;
genericType t lim var squared; // this the major variable for the comparison in the lim
funchtin
genericType_t lim_var;
genericType_t lim_var_temp;
errorCodeEnum t res;
ABS Complex(input, x, size); // x should have the abs value of the complex
//level is the number of points in each row or column in QAM
//y1=zeros(size(x));
for(i=0;i<size;i++)</pre>
y1[i] = INT2GENERIC(0);
//R=[-1];
R = INT2GENERIC(-1);
sum x = INT2GENERIC(0);
for(i=0;i<size;i++)</pre>
{ //Calculate the mean
//sum_x=x(i)^2+sum_x;//
```

```
res=GenericPoint_Mult(&x[i],&x[i], &temp_x_squared);
res=GenericPoint Add(&temp x squared, &sum x, &temp sum x);
sum x = temp sum x;
}// End of For Loop
len = INT2GENERIC(size);
//mean x=(sum x/length(x))^{(1/2)};
res =GenericPoint_Div(&sum_x, &len, &mean_squared);
res =GenericPoint_Sqrt(&mean_squared,&mean);
//standard_mean=((4+80+72)/16)^(1/2);
standard_mean = DOUBLE2GENERIC(3.1225);
//R th=[5.5,14];
R th[0] =DOUBLE2GENERIC(5.5);
R th[1] = DOUBLE2GENERIC(14.0);
for( i=0;i<size;i++)</pre>
{
-17-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
//*lim var =(x(i)*standard mean/mean x)^2;
res =GenericPoint Mult(&(x[i]), &standard mean, &lim var temp);
res=GenericPoint_Div(&lim_var_temp, &mean, &lim_var);
res =GenericPoint_Mult(&lim_var,&lim_var, &lim_var_squared);
if ( (lim var squared < R th[0]) || (lim var squared==R th[0]))</pre>
y1[i]= INT2GENERIC(1);
else if( (lim_var_squared < R_th[1]) && (lim_var_squared > R_th[0]) )
y1[i]= INT2GENERIC(2);
else
y1[i]=INT2GENERIC(3);
for(i=0;i<size;i++)</pre>
output[i] = y1[i];
}// end of limiter
//This function should take in and array of values and
// Calculate the variance of it.
//****Works Quite Wonderfully
void Var(genericType_t *input_array, genericType_t *variance, int input_length)
genericType_t Sum1;
genericType t Sum1 temp;
genericType t Sum2,Sum2 temp;
genericType_t T_average;
genericType t input;
genericType t X;
genericType_t X_squared;
genericType t length;
genericType t length1;
errorCodeEnum_t res;
Sum1 = INT2GENERIC(0);
```

```
Sum1_temp = INT2GENERIC(0);
Sum2 = INT2GENERIC(0);
T average = INT2GENERIC(0);
X squared=INT2GENERIC(0);
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
X = INT2GENERIC(0);
length = INT2GENERIC(input length);
length1 = INT2GENERIC(input_length-1);
for(i=0;i<input length;i++)</pre>
input = input_array[i]; // extract each input
//sum1 = sum1 + F(i) // add each input to to sum
//GenericPoint Add(genericType t const *a, genericType t const *b, genericType t
*result):
res = GenericPoint Add(&Sum1, &input, &Sum1 temp);
Sum1= Sum1 temp;
}//end of loop
// tavg = sum1 /no;
//GenericPoint_Div(genericType_t const *a, genericType_t const *b, genericType_t
res= GenericPoint Div(&Sum1,&length, &T average);
for(i=0;i<input_length;i++)</pre>
//sum2 = sum2 + (F(i)-tavq)^2;
res =GenericPoint_Sub(&(input_array[i]), &T_average, &X);
res =GenericPoint_Mult(&X,&X, &X_squared);
res = GenericPoint Add(&Sum2, &X squared, &Sum2 temp);
Sum2= Sum2 temp;
}// end of the loop
//cvar = sum2/(no-1)
res= GenericPoint_Div(&Sum2,&length1, variance);
}// END of the VAriance Function
//Find the Max and MAX INDEX
void MAX F (genericType t*LOG Of PSD,
genericType t *MAX LOG PSD,
int *MAX INDEX LOG PSD,
int size)
{
int i;// Loop counters to traverse the array pointer
*MAX LOG PSD = INT2GENERIC(0);
*MAX_INDEX_LOG_PSD = INT2GENERIC(0);
for (i= 0;i< size;i++)
{
-19-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
if (*(LOG Of PSD+i) > *MAX LOG PSD)
*MAX LOG PSD = *(LOG Of PSD+i);
*MAX INDEX LOG PSD = i;
}
//
}// End of For Loop
}//END of FUNCTION
//Find the Min of a Vector
void MIN_F (genericType_t *Log_Of_PSD,
genericType t*MAX LOG PSD,
```

```
int *MAX_INDEX_LOG_PSD,
genericType t *MIN LOG PSD,
int *MIN INDEX,
int size)
int k;// Loop counters to traverse the array pointer
*MIN_LOG_PSD = *MAX_LOG_PSD; // Set it to the MAX then compare it downwards
for (k= 0;k< size;k++)
if (*MIN_LOG_PSD > *(Log_Of_PSD+k))
*MIN LOG PSD = *(Log Of PSD+k);
*MIN INDEX = k;
// Log Of PSD++;// go the next address or element in LoG PSD
}// End of For Loop
}//END of FUNCTION
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
// This is one of 2 modules that search for the symbol rate inside the main UCS Routine
// Takes est bw, and constellation points, and the sampling rate and range as the input to the
// It provides the valunes max min., second var, est sr, and est sps as outputs
// Since this a void function the above variables must be declared as pointers for manipulataion
// inside the routine and use outside of the routine.
void Symbol Rate Searching(genericType t est bw, genericComplexType t *constellation points,
long sampling rate,
int range, genericType_t *max_min, genericType t *second var,
genericType t*est sr,
genericType_t *est_sps, genericType_t *tim, genericType_t *
max max min,
genericType t *max second var,int* Qam Search)
//genericType t sr = INT2GENERIC(sampling rate);// Convert the sampling rate to generic type
//int step sr=100;
int new size;
errorCodeEnum t res = NO MATH ERROR;
long sampling rate new, resampling rate;
genericType_t try_bw[try_bw_len]; // a vector of all the possible bandiwidth estmates
// This is +- in increments of 100 of the initial bandwidth
// estimation
//this seeems like 21 elements wide from original code
int i,j,b; //iterator variables
int x,y; //
int try bw length:
long bw low: // This is the lower bound of the range of bandwidth values
long est sps2; // This is integer value of the est sps to keep as an integer
int var all length; // interger value for the total number elements that needs to be in the
//int var all iterator; // an interger value to iterate through a one dimeninal array as if
it was a 2 dimensional array
long up factor, down factor; // These are the I and D for Inter/decim to use in the vector
resampling
genericComplexType t constellation points new[Vector Size Resample const];// this is values
```

```
for the constellation points after resampling
genericType t intelinte size; // This is a vector used in smoothing out.
genericType t elg1[elg1 len]; // this has the abs(conv cons)
genericType_t elg[elg_len];// abs(conv_cons)/est sps
genericType t re elg[re elg len];
-21-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
genericComplexType_t conv_cons[conv_cons_len]; // how long should this be.
int conv cons length;
genericType_t variance;
genericType_t var_all[var_all_len]; // this all the row by row var calculations in the
entire run *GM
genericType t var all aligned[var all len]; // this all the row by row var calculations in
the entire run *GM
genericType t Row Focus[two d array len]; // This is holds a row from the "2D Array";
genericType_t Row_Focus_Qam[two_d_array_len]; // This is holds a row from the "2D Array";
genericType t var row[two d array len]; // this is a row of variance calulations for each
run of the main loop
genericType_t var_row_qam[two_d_array_len]; // this is a row of variance calulations for
each run of the main loop
//up to GM
genericType t max var; // this all the row by row var calculations in the entire run
genericType t min var;
int max var index;
int min var index;
genericType t max var all; // this all the row by row var calculations in the entire run
genericType t min var all;
genericType_t group_index[g_len]; // for use in the QAM section
genericType t g1[g len];
genericType_t g2[g_len];
genericType_t g3[g_len];// these variables are also for the Qam;
int g1 next;
int g2 next;
int g3 next;
genericType t var g1;
genericType t var g2;
genericType t var g3;
genericType t var g1 prod;
genericType_t var_g2_prod;
genericType_t var_g3_prod;
genericType_t var_qam_temp; // temp variable for use in this
genericType_t var_g_prod_sum;
genericType_t var_qam;
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
genericType t level;
int elg length;
int col,row, num rows,num cols,index; // these variables are used for using the 1D array as a
// 2D array:
int second i;
int ggg;
int kkk;
int posi;
int tim_max;
int array iterator=0;
```

```
int var_all_iterator=0;
int var all width;
genericType_t var_all_2d[100][100];
genericType_t re_elg_2d[100][100];
genericType t Row Focus2D[two d array len];
genericType_t tim2,est_sr2;
//////////Code sequence for Symbol checked by
GM
//est_sps=round(sampling_rate/est_bw)); //sps means samples per symbol. /This value
is set and is the value that is returned.-- Therefore this can be calculated in the main
symbol timing file
est sps2 = sampling rate/est bw;
*est sps = LONG2GENERIC((sampling rate/est bw)); // If there is any problem with this
// Convert back to Generic point Math and
retry
///res =GenericPoint Div(&sr, &est bw, est sps);
//% step sr also seen in
the symbol timing m
//try bw=est bw-range*1000:step sr:est bw+range*1000; % create a
vectore try bw from est bw-(range*1000),
// increments
of 100, to est bw +(range)*1000
try_bw_length =(est_bw + range*1000)-(est_bw- range*1000);
try bw length = (try bw length/step sr) + 1;
bw low = (est bw-(range*1000));
for(i=0;i<try bw length;i++)</pre>
{
-23-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
try_bw[i] = bw_low; // This pointer should have and array of bandwidths to search.
bw low = bw low+step sr;
}// The end of the for loop
sampling_rate_new=sampling_rate; //% assign the
old sampling rate to the new one
var all length = try bw length * est sps2; //
//var all=zeros(length(try bw),est sps); // %create v*
x array of zeros for max min
//max min=zeros(1,length(try bw));
// %create 1* x array of zeros for max min
//INITIALIZE THE var all and max min to all zeros
for(i=0;i<var all length;i++)</pre>
{
var_all[i]= INT2GENERIC(0);
}// end of the for loop
for(i=0;i<try_bw_length;i++)</pre>
max min [i]= INT2GENERIC(0); //GM
}// end of the for loop
for(i=0;i<re elg len;i++)</pre>
re_elg[i]= INT2GENERIC(0);
for(i=0;i<two_d_array_len;i++)</pre>
var_row[i] = INT2GENERIC(0);
```

```
// MAIN LOOP of the SYMBOL SEARCHING Begins
Here.//-----
//What goes in Here??? Lots of JIZZ
for(j=0;j<try_bw_length;j++)</pre>
// resampling_rate=try_bw(j)*est_sps; //Resampling rate = each element in
try bw* estimated sampling rate
// Pick the first element in array of potential bandwithds
//res =GenericPoint_Multi(&(try_bw[j]),est_sps, &resampling_rate);
resampling_rate = try_bw[j]*est_sps2;
up factor =resampling rate/step sr;
down factor = sampling rate new/step sr;
//NOW THE BIG BANG, RESAMPLE!!!!!.
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
Resample(constellation points, constellation points new, up factor, down factor, NUM SAMP
, &new size); /// PSD POINTS is Set Globaly to 1024
//inte=ones(1,est_sps); % Used to integrate incoming data for early late
gate Create 1 X est sps elements of ones
for(i=0;i<est sps2;i++)</pre>
{
inte[i] = INT2GENERIC(1); // initialize everything to a vector of all ones
// conv cons=conv(inte,constellation points new)
//conv_cons_length = (est_sps2 + new_size)-1; // DOes not need to be generic tupe
conv cons length = (est sps2 + new size)-1;
//This Length is based on the rule of COnvolution
Conv_Complex(constellation_points_new,inte,new_size,est_sps2,conv_cons); //GM
//------
//elg1= abs(conv cons);
//ABS Complex(genericComplexType t *input, genericType t *output, int
inputlength);
ABS Complex(conv cons, elg1, conv cons length);
//elg=abs(conv cons)/est sps;
for(i=0;i<conv cons length;i++)</pre>
//GenericPoint Div(genericType t const *a, genericType t const *b,
genericType t *result);
res=GenericPoint Div(&elg1[i], est sps, &elg[i]);
}// end of the for loop
//elg_length=floor(length(elg)/est_sps)*est_sps;===>
elg_length = floor((conv_cons_length/est_sps2)*est_sps2);
//UPTO GM
// re elg=reshape(elg(1:elg length),est sps,[]);
// Use a 1D array as a 2D Array. //****PAY ATTENTION TO THE 1D ARRAY
AS 2D ARRAY****
// MATLAB USES the COLUMN Major Method, //*****P
// NOw remember we are keeping it in the original str8 order(row major)
//ROW MAJOR
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
```

```
//int A[2][3] = \{ \{1, 2, 3\}, \{4, 5, 6\} \}; ROW MAJOR
// Saved in Linear Memory as
// 1 2 3 4 5 6
// offset = row*NUMCOLS + column
//Column MAJOR FORMAT
// saved in memory as 1 4 2 5 3 6
//offset = column*NUMROWS + row
for(i=0;i<elg length;i++)</pre>
re_elg[i] = elg[i]; // re_elg is saving elg from 0 to elg length. save it as is
num rows = est sps2; // THis is for re elg 80 in test
num cols = (elg length/num rows);// this alsofor relg 14
// size of a row is the Number of colums there is
//2D version of the Code
for(row=0;row<num rows;row++)</pre>
for(col=0;col<num_cols;col++)</pre>
re_elg_2d[row][col] = elg[((col)*(num_rows) + (row))];
}
//-
if(*Qam Search == 0) // PSK or "REGULAR" Search
//% Begin to reshape and Evaluate the Samples
//var all(j,:)=var(re elg,0,2); % var calulates the variance
iserting the row by row, varianxce
// for example this is 80 wide
for(row =0;row<num rows;row++) // for example this loop wil run 80</pre>
times
for(col=0; col<num cols; col++) //since re elg is ex 80
X14.--> end up with 80 variance values
array_iterator=((col)*(num rows) + (row));
Row_Focus[col]= re_elg[array_iterator ];
//*( re elg + ( (col)*num rows + (row) ) );
// access each element row by row
Row_Focus2D[col]= re_elg_2d[row][col];
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
}
// Now for each row of re_elg that you extract, calculate the
variance
Var(Row Focus, &variance, num cols);
var row[row] =variance; // for example this should have 80
values
}// end of nested loop
//Next Assign the variance values caluted to the global var all"2D"
//num rows for re elg is num cols for var all.
// for example re elg is 80 x 14. after calculating the variance
row by row
// there will be 80 variance values.
// now var all is 21*80 matrics where eace variace value is inserterd
```

```
// in a row of var all
for(i=0;i< num rows; i++) // for example from 1 to 80; re elg rows
are the colums for Var all
//array iterator =(i * (try bw length) +j); // num rows =
try bw len, num cols =num rows
var_all[var_all_iterator]= var_row[i]; // so assign each var
value to var all
var_all_iterator++; //continue filling varall for all runs of
the main loop
var_all_2d[j][i]=var_row[i];
}//
// NOW Remember that above we are saving them in "2D ORder
// Now looking back at the code we dont need var all
//max_min(j)=max(var_all(j,:))-min(var_all(j,:)); ex we are goin
from 21 by 80 to a 21 by 1
MAX F(var row, &max var, &max var index, num rows);
MIN_F(var_row, &max_var, &max_var_index, &min_var, &min_var_index,
num rows);
res =GenericPoint_Sub(&max_var, &min_var, &max_min[j]);
}// End of If Qam Search
else if(*Qam_Search==1)
-27-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
var_qam = INT2GENERIC(0);
level = INT2GENERIC(4);
// rember re elg will be say 80*14 matrix saved str8
var g1 \text{ prod } =0;
var_g2_prod =0; // initializations.
var_g3_prod = 0;
var_g_prod_sum =0;
for(i=0;i<est_sps2;i++)//for exmaple run for 80 iterations</pre>
for(col=0; col <num cols; col++) //since re elf is ex 80 X14.--> end
up with 80 variance values
{
array_iterator =((col)*(num_rows) + (i) );
Row Focus Qam [col] = re elg[array iterator];
// access each element row by row
Row_Focus2D[col]= re_elg_2d[i][col]; // i is the row in this case
Limiter_F(Row_Focus_Qam, group_index, level, num_cols );
g1_next = 0;
g2_next = 0;
g3 \text{ next} = 0;
for(b=0;b<num cols;b++) //for example for a 80by14 matrix 14 iterations
//if group index(b)==1
//g1=[g1 re elg(i,b)];
if(group_index[b]==(INT2GENERIC(1)))
g1[g1_next] = Row_Focus_Qam[b];
g1_next++;
//elseif group_index(b)==2;
```

```
// g2=[g2 re elg(i,b)];
else if(group index[b] ==(INT2GENERIC(2)))
g2[g2_next] = Row_Focus_Qam[b];
g2_next++;
//else
// g3=[g3 re_elg(i,b)];
//end
else
g3[g3_next] = Row_Focus_Qam[b];
}// end of the for
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
//if length(g1) \sim = 0
//var_g1=var(g1);
//else
// var_g1=0;
// end
if(g1_next>0)
//void Var(genericType t *input array, genericType t *variance, int
input length)
Var(g1, &var_g1, g1_next);
}
else
var_g1 = INT2GENERIC(0);
//if length(g2)\sim=0
//var_g2=var(g2);
//else
// var_g2=0;
//end
if(g2_next>0)
//void Var(genericType_t *input_array, genericType_t *variance, int
input_length)
Var(g2, &var_g2, g2_next);
}
else
var_g2 = INT2GENERIC(0);
//if length(g3)\sim=0
// var_g3=var(g3);
// else
// var_g3=0;
//end
if(g3_next>0)
//void Var(genericType_t *input_array, genericType_t *variance, int
input_length)
Var(g3, &var_g3, g3_next);
```

```
else
var g3 = INT2GENERIC(0);
//remember from current example var all will be a 21* 80 matrix
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
//
var_all(j,i)=(var_g1*(length(g1)-1)+var_g2*(length(g2)-1)+var_g3*(length(g3)-1))/(length(re_elg(1
,:))-1);
// GenericPoint Mult(genericType_t const *a, genericType_t
const *b, genericType t *result);
// GenericPoint Add(genericType t const *a, genericType t
const *b, genericType t *result);
// GenericPoint Sub(genericType t const *a, genericType t const
*b, genericType t *result);
//GenericPoint Div(genericType t const *a, genericType t const
*b, genericType t *result);
var_qam_temp = INT2GENERIC((g1_next-1));
res =GenericPoint Mult(&var g1, &var gam temp, &var g1 prod);
var gam temp = INT2GENERIC((g2_next-1));
res =GenericPoint_Mult(&var_g2, &var_qam_temp, &var_g2_prod); //
products of each var and the lengths
var gam temp = INT2GENERIC((g3 next-1));
res =GenericPoint_Mult(&var_g2,&var_qam_temp,&var_g2_prod);
res =GenericPoint Add(&var g1 prod,&var g2 prod,&var gam temp);
res =GenericPoint_Add(&var_qam_temp, &var_g3_prod, &var_g_prod_sum);
var_qam_temp = INT2GENERIC(num_cols-1);
res= GenericPoint Div(&var g prod sum,&var gam temp,&var gam);
var_row_qam[i] = var_qam;// This should have the
}// end of inner for loop
for(i=0;i< num rows; i++) // for example from 1 to 80;</pre>
//array_iterator= (i* (try_bw_length) +j);
var all[var all iterator] = var row[i]; // so assign each var
value to var all saved row major str8
var all iterator++;
var_all_2d[j][i]=var_row_qam[i];
}//
// NOW Remember that above we are saving them in "2D ORder
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
// Now looking back at the code we dont need var all
//max min(j)=max(var all(j,:))-min(var all(j,:)); ex we are goin from 21
by 80 to a 21 by 1
MAX_F(var_row, &max_var, &max_var_index, num_rows);
MIN_F(var_row, &max_var, &max_var_index, &min_var, &min_var_index, num_rows);
res =GenericPoint Sub(&max var, &min var, &(max min[i]));
//% Begin to reshape and Evaluate the Samples
//max_min(j)=max(var_all(j,:))-min(var_all(j,:));
}// ******end of else if Qam
//min var all=min(min(var all));
//max var all=max(max(var all));
```

```
MAX_F(var_all, &max_var_all, &max_var_index, var_all_length);// search the entire
thing for the max val
MIN_F(var_all, &max_var_all, &max_var_index, &min_var_all, &min_var_index,
var all length);
*est sr=INT2GENERIC(0);
second i=0;
var_all_width=num_rows;
//second_var=zeros(1,length(try_bw)-1);
for(i=0;i<(try_bw_length-1);i++)</pre>
second var[i] = INT2GENERIC(0);
}// end of loop
for (kkk=0;kkk<try bw length;kkk++)</pre>
for (ggg=0; ggg<var_all_width; ggg++ )</pre>
//index = col *num rows +row
//index = ggg*(try bw length) + kkk;
index =kkk*var_all_width+ ggg; // var_all is saved in row major str8
order.so use row major offset
if( var_all[index]==min_var_all)
*est_sr=LONG2GENERIC(try_bw[kkk]);
posi=kkk;
*tim= INT2GENERIC(ggg);
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
if(var_all[index]==max_var_all)
tim_max=ggg;
if(var_all_2d[kkk][ggg]==min_var_all)
est sr2=LONG2GENERIC(try bw[kkk]);
tim2= INT2GENERIC(ggg);
}// end of the second for
if( try_bw[kkk]==*est_sr)
//% plot(var_all(kkk,:),'r');
}
else
{
second var[second i]=max min[kkk];
second i=second i+1;
// plot(var all(kkk,:));
}// end of else
}// end for
MAX F (max min,max max min,&max var index, try bw length); // nax var index is not
important here
MAX F (second_var,max_second_var, &max_var_index, try_bw_length-1);
}// End of the function
// This is the Main Function of the Symbol Timing
// All Initializations function calls etc should be made in this fucntion
```

```
void Symbol_Timing_F(genericComplexType_t *iq_data, int size,
genericType t *Bandwidth,
genericType t *symbol rate,
genericComplexType_t *symbol_stream,
int *mod order.
char *mod type,
int *sr_right)
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
int Qam_Search; // This is a flag created for conciseness in the code.
// Allows us to call the PSK Symbol searching routine but
// with a special variation for the searching of Qam
Symbol rate:
//int step sr=100;
int round index;
int range;
int i;
int resampled size;
long est bw;
long sampling_rate = Sampling_Rate;
long decim, interp;
int result1,est sps2;
int result2,est sr2;
int matrix iterator;
genericType_t second_var[second_var_len];
genericType_t est_sr;
genericType t result;
genericType_t est_sps;
genericType_t tim;
genericType t max max min;
genericType_t max_second_var;
int max_index_second_var;
int second var count;
genericType t m sec var;
genericType t m sec var2;
genericType t decimation rate;
genericType_t temp var;
int c length;
int n rows main;
int n cols main;
int row, col;// this is row and column iteratiors
errorCodeEnum t res = NO MATH ERROR;
genericType_t max_min[max_min_len];
genericComplexType_t constellation_points1[NUM_SAMP];
genericComplexType t constellation points new main[Vector Size Resample const];
genericComplexType t conv cons main[conv cons len];
genericType_t inte_main[inte size];
int conv cons main length;
-33-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
genericComplexType_t sample_matrix[re_elg_len]; // SAMPLE_MATRIX IS USED TO DO Reshaping
genericType_t limiter_symbol_stream[Limiter_Len];
int lim1;
int lim2:
int lim3;
genericType t level;
```

```
int lim_len;
genericType_t c_temp;
int tim main;
*sr right =1; // Both these values were initialized to 1 in Matlab
range =Range;
for(i=0;i<size;i++)</pre>
constellation points1[i]= iq data[i]; // the iq data
est_bw=ceil(*Bandwidth/1000)*1000; // do we need generic point math here?
Qam Search =0;// DURING THE FIRST RUN, DO NOT SEARCH FOR QAM //////***** Change this
back to 0
Symbol Rate Searching(est bw, constellation points1, sampling rate, range, max min,
second var, &est sr, &est sps, &tim, &max max min, &max second var, &Qam Search);
temp var = DOUBLE2GENERIC(1.4);
//1.4* max(second var) => m sec var
res = GenericPoint_Mult(&max_second_var, &temp_var, &m_sec_var);
temp var = DOUBLE2GENERIC(2.0);
res = GenericPoint_Mult(&max_second_var, &temp_var, &m_sec_var2);
//2* max(second var)
if( (max_max_min > m_sec_var) && (max_max_min < m_sec_var2) )</pre>
//symbol searching gam //
Qam Search =1;
Symbol Rate Searching(est bw, constellation points1, sampling rate, range, max min,
second var, &est sr, &est sps, &tim, &max max min, &max second var, &Qam Search);
while( (max max min< m sec var2) && (round index<10) )
-34-
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
//est bw= round( bw/1000+2*range*( (-1)^(round index+1) )*(floor( (round index+1)/2
)) )*1000;
est bw = ceil(*Bandwidth/1000 + 2*range*( (-1)^(round index +1)) *floor((
round index+1)/2 )) * 1000;
//----come back and fix this
round index=round index+1;
Qam Search =0;
Symbol Rate Searching(est bw, constellation points1, sampling rate, range, max min,
second_var, &est_sr,&est_sps, &tim, &max_max_min,&max_second_var,&Qam_Search);
temp var = DOUBLE2GENERIC(1.4);
//1.4* max(second var)
res = GenericPoint_Mult(&max_second_var, &temp_var, &m_sec_var);
temp var = DOUBLE2GENERIC(2.0);
res = GenericPoint Mult(&max second var, &temp var, &m sec var2);
if( (max max min > m sec var) && (max max min)< m sec var2)
//symbol searching gam //
Qam Search =1;
Symbol Rate Searching(est bw, constellation points1, sampling rate, range,
max min, second var, &est sr, &est sps, &tim, &max max min, &max second var, &Qam Search);
}// end of while loop
if (round index==10)
```

```
sr right=0;
decimation rate= est sps;
res = GenericPoint Int(&est sps, &est sps2); //result one should have est sps as and int
res = GenericPoint_Int(&est_sr, &est_sr2);
//est sps *est sr/step sr
interp = (est_sps2* (est_sr2))/step_sr; /// THis is integer Math no need for Generic Math
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
decim = sampling_rate/step_sr;
constellation points new=resample(constellation points,est sr*est sps/step sr,sampling rate/step
Resample(constellation points1, constellation points new main, interp, decim, NUM SAMP, &
resampled size);
// size(constellation points new);
// inte=ones(1,decimation rate);
//inte=ones(1,est sps); Create 1 X est sps elements of ones
for(i=0;i<est sps2;i++) // result1-> est sps
{
inte main[i] = INT2GENERIC(1); // initialize everything to a vector of all ones
///conv cons=conv(inte,constellation points new)/decimation rate;
// c_length=floor(length(conv_cons)/decimation_rate)*decimation_rate;
// conv cons=conv(inte,constellation_points_new)
//result1 = est spps
conv cons main length = (est sps2 + resampled size)-1; // DOes not need to be
generic tupe
c_length = floor(conv_cons_main_length/(est_sps2))*(est_sps2);//GM
//Convolution_Input_Side_Complex(inte_main,constellation_points_new_main,result1,resampled_size,c
onv cons main length, conv cons main);
Conv Complex(constellation points new main, inte main, resampled size, est sps2,
conv cons main);
//May or may not be needed;
for(i=0;i<conv cons main length;i++)</pre>
{
c temp = conv cons main[i].real;
res=GenericPoint_Div(&c_temp, &decimation_rate, &result);
//conv_cons_main[i].real= c_temp/decimation_rate;
conv_cons_main[i].real =result;
c temp = conv cons main[i].imag;
res=GenericPoint Div(&c temp, &decimation rate, &result);
//conv cons main[i].real= c temp/decimation rate;
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
conv cons main[i].imag =result;
}
/// //-
// sample matrix=reshape(conv cons(1:c length),decimation rate,[]);
for(i=0;i<(c_length);i++)</pre>
{
sample matrix[i] =conv cons main[i]; // copy both real and imaginary parts of this
```

```
n_rows_main = est_sps2;// decimation rate = est_sps = result1;
n_cols_main = (c_length)/n_rows_main;
// symbol stream=sample matrix(tim,:);
res = GenericPoint_Int(&tim, &tim_main);
row = tim_main;
for(col=0;col<n_cols_main;col++)</pre>
matrix_iterator =col * (n_rows_main) + row;
symbol_stream [col]= sample_matrix [matrix_iterator];
//limiter symbol stream=limiter f(abs(symbol stream),4);
//void ABS_Limiter_F(genericComplexType_t *input, genericType_t* output,
genericType t level, int size )
lim len = n cols main;
for(i=0;ilim len;i++)
limiter_symbol_stream [i] =INT2GENERIC(0); //initilize the limiter_symbol_stream
level=INT2GENERIC(4);
ABS_Limiter_F(symbol_stream, limiter_symbol_stream,level, n_cols_main);
lim1=0;
lim2=0;
lim3=0:
for (i=1; ilim len;i++)
if (limiter_symbol_stream[i]==INT2GENERIC(1))
lim1=lim1+1;
else if (limiter_symbol_stream[i]== INT2GENERIC(2))
lim2=lim2+1;
else
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
lim3=lim3+1;
}// end of for
///[lim1 lim2 lim3];
if ( (\lim 3 + \lim 1) > (\lim 2/2) )
//*mod type='QAM';
mod type[0] = 'Q';
mod_type[1]= 'A';
mod_type[2]= 'M';
mod type[3]= '-';
*mod_order=16;
*symbol_rate= est_sr;
}
else
// *mod_type='MPSK'//;
```

```
mod_type[0]= 'M';
mod type[1]= 'P';
mod type[2]= 'S';
mod_type[3]= 'K';
*mod order=4;
*symbol_rate= est_sr;
}// end of the main fucntion. */
// All Initializations function calls etc should be made in this fucntion
//This function should take in ig data and and the Estimated Bandwidth and then perform Symbol
// mod order, symbol stream, and symbol rate are the outputs of the function.
// Thise outputs are have to be made available for further processing such
// Universal Synchronization:
void Sym Tim Main(genericComplexType t*iq data, genericType t*Bandwidth est, int size,
int *mod order, genericComplexType t *symbol stream, genericType t *
symbol rate.
char *mod type)
//Initializations
int sr_right;
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
//
genericComplexType t test input[10];
genericComplexType t *up;
genericComplexType t*down;
genericType_t test_output[10];
genericComplexType t test output complex[20];
genericType t variance;
genericComplexType_t up_vector[Vector_Size_Resample];
genericComplexType t down vector[Vector Size Resample const];
genericComplexType tup vector filtered[Vector Size Resample];
//short conv_output[Vector_Size_Resample];
short conv output[30];
//short conv_input1[10] ={2,4,6,8,10,12,14,16,18,20};
genericType_t conv_input1[3] ={.0672,.0371,0};
//genericType_t conv_input2[10] ={1,3,5,7,9,11,13,15,17,19};
short conv_input2[6] ={1,3,5,7,9,11};
long up length;
int down length;
///////////////////////////////////END OF CODE FOR DELETE
//Code sequence
mod type[0]='-';
mod type[1]='-';
mod_type[2]='-';
mod type[3]='-';
Symbol Timing F(ig data, size, Bandwidth est, symbol rate, symbol stream, mod order, mod type,
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
//Lets do some testing // Delete After use START OF DELETE
test input[0].real = 2;
```

```
test_input[1].real = 4;
test input[2].real = 6;
test input[3].real = 8;
test_input[4].real = 10;
test input[5].real = 12;
test input[6].real = 14;
test_input[7].real = 16;
test input[8].real = 18;
test_input[9].real = 20;
test_input[0].imag = 1;
test input[1].imag = 3;
test input[2].imag = 5;
test input[3].imag = 7;
test input[4].imag = 9;
test_input[5].imag = 11;
test input[6].imag = 13;
test input[7].imag = 15;
test input[8].imag = 17;
test input[9].imag = 19;
//FFT_Filter(conv_input1, conv_input1, conv_output, 10, 10);
//Conv(conv_input1, conv_input2,10,5, conv_output);
// Up Sample(test_input, 5,up_vector, &up_length,10);
// Resample FIR(up vector, up vector filtered,5,6, &up length);
//Down Sample(up vector filtered, 6,down vector, &up length, &down length);
//Convolution Input Side(conv input1, conv input2,10,5,14, conv output);
//Convolution Input Side Complex(conv input1, test input, 10, 10, 19, test output complex);
// Resample(test input,down vector,5, 6,10,&down length);
// up 5, down 6, size 10
//ABS Complex(test input, test output, 10);
//Limiter F(conv input1, test output, 4, 2);
//Var(conv input1, &variance, 10);
// Symbol Rate Searching(Bandwidth est, iq data, Sampling Rate, 1, genericType t*max min,
genericType_t *second_var, genericType t *est sr,
// genericType_t *est_sps, genericType_t *tim, genericType_t
H:\MS\Backups\UCS_C_code_april8\Symbol_Timing.c Monday, July 26, 2010 6:32 PM
*max max min,
// genericType t *max second var,int* Qam Search)
/////////END OF THE TEST CODE TO BE DELETED
}//////END OF SYMBOL MAIN
```