

# **Modeling, Control and Stability Analysis of a PEBB Based DC Distribution Power System**

by

Gurjit Singh Thandi

Thesis submitted to the Faculty of the

Virginia Polytechnic Institute and State University

in partial fulfillment of the requirements for the degree of

MASTER OF SCIENCE

IN

ELECTRICAL ENGINEERING

APPROVED :

Dr. Fred. C. Lee, Chairman

Dr. Dushan Boroyevich

Dr. Dan Y. Chen

June, 1997

Blacksburg, Virginia

# **Modeling, Control and Stability Analysis of a PEBB Based DC Distribution Power System**

by

Gurjit Singh Thandi

Fred C. Lee, Chairman

Electrical Engineering

(ABSTRACT)

Power Electronic Building Block (PEBB) concept is to provide generic building blocks for power conversion, regulation and distribution with control intelligence and autonomy. A comprehensive modeling and analysis of a PEBB based DC distributed power system (DPS), comprising of a front end power factor correction (PFC) boost rectifier, a DC-DC converter and a three phase four leg inverter is performed. All the sub-systems of the DC DPS are modeled and analyzed for stability and good transient performance.

A comprehensive stability analysis of a PEBB based DC DPS is performed. The effect of impedance overlap on the system and individual sub-systems is examined. Ability of a PEBB based converter to stabilize the integrated system by actively changing the system bandwidth is presented. The fault tolerance capability in a PEBB based rectifier is established by ensuring stable system operation, with one leg of the rectifier failed open-circuited.

## Acknowledgments

I would like to thank my advisor, Dr. Fred C. Lee, for his continued support and encouragement since I have been at Virginia Polytechnic Institute and State University. I would always be grateful to him to allow me to become a part of Virginia Power Electronics Center (VPEC). My special thanks go to my committee member, Dr. Dushan Boroyevich for his valuable help during the course of this work. I would also like to thank Dr. Dan Chen for serving on my committee.

I would like to acknowledge all of the other VPEC students for their support. Special thanks go to my friend, V.Himamshu Prasad who was always there for me. I will always cherish the memories of countless nights we spent working together in the lab and all the lively discussions we had. I would also like to thank my friends Sriram Chandrasekran and Carlos Cuadros who spent a lot of time answering my questions.

I would like to thank the VPEC staff, Ms. Teresa Shaw, Ms. Linda Fitzgerald and Ms. Evelyn Martin who have helped me out along the way.

Finally, I would like to thank my family, especially my parents, Ajit and Dipika Thandi and my sister, Sonia Dhillon for their love and support.

This work was supported by Office of Naval Research.

# Table of Contents

<b>1. INTRODUCTION.....</b>	<b>1</b>
1.1 INTRODUCTION TO POWER ELECTRONIC BUILDING BLOCK (PEBB).....	1
1.2 MOTIVATION AND OBJECTIVE OF THE RESEARCH .....	4
<b>2. MODELING AND CONTROL OF PEBB BASED SYSTEMS .....</b>	<b>7</b>
2.1 INTRODUCTION.....	7
2.2 MODELING APPROACH.....	10
2.3 MODELING AND CONTROL OF A FRONT END BOOST RECTIFIER.....	11
2.3.1 <i>Principle of Operation</i> .....	11
2.3.2 <i>Power Stage Modeling</i> .....	15
2.3.3 <i>Control Loop Design</i> .....	23
2.3.4 <i>Simulation Results</i> .....	28
2.3.5 <i>Fault Tolerance</i> .....	30
2.4 MODELING AND CONTROL OF A THREE PHASE FOUR LEG UTILITY INVERTER .....	36
2.4.1 <i>Principle of Operation</i> .....	36
2.4.2 <i>Power Stage Modeling</i> .....	40
2.4.3 <i>Control Loop Design</i> .....	51
2.4.4 <i>Simulation Results</i> .....	63
2.4.5 <i>Effect of Unbalanced Load and Non-Linear Load</i> .....	66
2.5 SUMMARY.....	75

<b>3. PEBB SYSTEM INTEGRATION ISSUES .....</b>	<b>77</b>
3.1 INTRODUCTION.....	77
3.2 EFFECT OF IMPEDANCE OVERLAP ON SYSTEM STABILITY.....	80
3.3 INPUT FILTER SUB-SYSTEM INTERACTION .....	84
3.3.1 <i>Input EMI Filter and Front End Boost Rectifier Interface</i> .....	84
3.3.2 <i>Input Filter and Three Phase Four Leg Inverter Interface</i> .....	92
3.4 PEBB SYSTEM LEVEL INTERACTION .....	98
3.4.1 <i>Front-end Rectifier and Four Leg Inverter Interaction</i> .....	98
3.4.2 <i>DC DPS System Level Interaction</i> .....	109
3.5 SUMMARY.....	115
<b>4. CONCLUSIONS.....</b>	<b>117</b>
<b>APPENDIX A : PARAMETERS.....</b>	<b>120</b>
<b>APPENDIX B : SPACE VECTOR MODULATION TEMPLATE IN MAST.....</b>	<b>122</b>
<b>APPENDIX C : STATIONARY TO ROTATING CO-ORDINATES TRANSFORMATION .....</b>	<b>126</b>
<b>APPENDIX D : POSITIVE, NEGATIVE AND ZERO SEQUENCE.....</b>	<b>128</b>
<b>BIBLIOGRAPHY .....</b>	<b>130</b>
<b>VITA.....</b>	<b>132</b>

## List of Illustrations

FIGURE 1.1	IDENTIFICATION OF A PEBB SWITCHING CELL .....	3
FIGURE 1.2	PEBB BASED DC DISTRIBUTION POWER SYSTEM (DPS) .....	5
FIGURE 2.1	PEBB BASED BOOST RECTIFIER AND INVERTER SYSTEM .....	9
FIGURE 2.2	PEBB BASED THREE PHASE BOOST RECTIFIER .....	13
FIGURE 2.3	DISCRETE SWITCHING MODEL OF THE BOOST RECTIFIER .....	14
FIGURE 2.4	AVERAGE LARGE SIGNAL MODEL IN STATIONARY CO-ORDINATES .....	16
FIGURE 2.5	WAVEFORMS IN SWITCHING AND AVERAGE MODELS .....	18
FIGURE 2.6	AVERAGE LARGE SIGNAL MODEL IN ROTATING CO-ORDINATES .....	20
FIGURE 2.7	SMALL SIGNAL MODEL IN ROTATING CO-ORDINATES .....	21
FIGURE 2.8	CONTROL-TO-OUTPUT VOLTAGE TRANSFER FUNCTION OF THE D AND Q CHANNEL .....	22
FIGURE 2.9	CONTROLLER STRUCTURE AS APPLIED TO AVERAGE LARGE SIGNAL MODEL .....	24
FIGURE 2.10	CONTROLLER STRUCTURE INCORPORATING DECOUPLING .....	25
FIGURE 2.11	CLOSED LOOP TRANSFER FUNCTIONS OF THE BOOST RECTIFIER .....	27
FIGURE 2.12	SIMULATION RESULTS OF 15kW RECTIFIER WITH INPUT EMI FILTER .....	29
FIGURE 2.13	RECTIFIER CONFIGURATION IN NORMAL OPERATION MODE .....	31
FIGURE 2.14	RECTIFIER CONFIGURATION WITH PHASE 'c' OPEN-CIRCUITED .....	32
FIGURE 2.15	RECONFIGURED CONTROLLER STRUCTURE .....	34
FIGURE 2.16	SIMULATION RESULTS FOR 15kW RECTIFIER UNDER FAULT MODE OPERATION .....	35
FIGURE 2.17	PEBB BASED THREE PHASE FOUR LEG INVERTER .....	37
FIGURE 2.18	DISCRETE SWITCHING MODEL OF THE FOUR LEG INVERTER .....	39
FIGURE 2.19	POWER STAGE MODELING IN STATIONARY CO-ORDINATES .....	41
FIGURE 2.20	POWER STAGE AVERAGE MODEL IN ROTATING CO-ORDINATES .....	43
FIGURE 2.21	AVERAGE MODEL REPRESENTED AS A SIGNAL FLOW GRAPH .....	44
FIGURE 2.22	CONTROL-TO-OUTPUT TRANSFER FUNCTION FOR LIGHT LOAD .....	46
FIGURE 2.23	CONTROL-TO-OUTPUT TRANSFER FUNCTION FOR HEAVY LOAD .....	47
FIGURE 2.24	POWER STAGE DECOUPLING .....	49
FIGURE 2.25	PARTIALLY DECOUPLED POWER STAGE .....	50

FIGURE 2.26 CAPACITOR VOLTAGE LOOP CONTROL (D-CHANNEL) .....	52
FIGURE 2.27 ACTUAL LOOP GAIN (D-CHANNEL).....	53
FIGURE 2.28 ASYMPTOTIC PLOT OF LOOP GAIN (DESIGN I) .....	55
FIGURE 2.29 LOOP GAIN UNDER LIGHT LOAD (DESIGN I) .....	56
FIGURE 2.30 LOOP GAIN UNDER HEAVY LOAD (DESIGN I) .....	57
FIGURE 2.31 ASYMPTOTIC PLOT OF LOOP GAIN (DESIGN II).....	60
FIGURE 2.32 LOOP GAIN UNDER LIGHT LOAD (DESIGN II) .....	61
FIGURE 2.33 LOOP GAIN UNDER HEAVY LOAD (DESIGN II).....	62
FIGURE 2.34 DYNAMIC PERFORMANCE UNDER LIGHT LOAD (DESIGN II) .....	64
FIGURE 2.35 DYNAMIC PERFORMANCE UNDER HEAVY LOAD (DESIGN II).....	65
FIGURE 2.36 UNBALANCED LOAD SITUATION IN STATIONARY AND ROTATING CO-ORDINATES .....	67
FIGURE 2.37 DYNAMIC PERFORMANCE UNDER UNBALANCED LOAD (DESIGN I).....	69
FIGURE 2.38 DYNAMIC PERFORMANCE UNDER UNBALANCED LOAD (DESIGN II).....	70
FIGURE 2.39 FOUR LEG INVERTER FEEDING NON-LINEAR LOAD .....	72
FIGURE 2.40 DYNAMIC PERFORMANCE UNDER NON-LINEAR LOAD (DESIGN I) .....	73
FIGURE 2.41 DYNAMIC PERFORMANCE UNDER NON-LINEAR LOAD (DESIGN II).....	74
FIGURE 3.1 INTERACTIONS IN A PEBB BASED DC DPS .....	78
FIGURE 3.2 TWO CASCADED SUBSYSTEMS.....	81
FIGURE 3.3 LOOP GAIN $T_M$ USED TO CHECK SYSTEM STABILITY .....	83
FIGURE 3.4 EMI FILTER AND BOOST RECTIFIER INTERFACE .....	85
FIGURE 3.5 IMPEDANCE COMPARISON USING REDUCED ORDER MODEL.....	86
FIGURE 3.6 IMPEDANCE OVERLAP BETWEEN $Z_0$ AND $Z_{IN}$ FOR REDUCED ORDER MODEL .....	88
FIGURE 3.7 INPUT FILTER RECTIFIER INTERACTION.....	89
FIGURE 3.8 FILTER RECTIFIER CONFIGURATION AFTER CONTROLLER RECONFIGURATION.....	91
FIGURE 3.9 INPUT FILTER - THREE PHASE FOUR LEG INVERTER INTERFACE .....	93
FIGURE 3.10 SINGLE-STAGE FILTER WITH A DAMPING BRANCH.....	94
FIGURE 3.11 INPUT FILTER FOUR LEG INVERTER IMPEDANCE OVERLAP .....	96
FIGURE 3.12 LINK VOLTAGE AT THE OUTPUT OF FILTER.....	97
FIGURE 3.13 FRONT END RECTIFIER AND FOUR LEG INVERTER INTERFACE .....	99
FIGURE 3.14 RECTIFIER AND INVERTER IMPEDANCE OVERLAP.....	100
FIGURE 3.15 PLOT OF THE LOOP GAIN $T_M$ .....	101
FIGURE 3.16 TRANSIENT RESPONSE OF RECTIFIER INVERTER SUBSYSTEM .....	103
FIGURE 3.17 INCREASING DAMPING RESISTANCE .....	104
FIGURE 3.18 INCREASING DC LINK CAPACITANCE.....	106

FIGURE 3.19	REDUCING INVERTER BANDWIDTH .....	107
FIGURE 3.20	DC DPS INTERFACE .....	110
FIGURE 3.21	LOOP GAIN $T_M$ FOR DIFFERENT DAMPING RESISTANCE .....	111
FIGURE 3.22	DC LINK VOLTAGE TRANSIENT.....	113
FIGURE 3.23	TRANSIENT RESPONSE OF THE DC DPS.....	114