

Draft 09/01/2009

(Questions? Concerns? Contact Gail McMillan, Director of the Digital Library and Archives at Virginia Tech's University Libraries: gailmac@vt.edu)

(Please ensure that Javascript is enabled on your browser before using this tool.)

Virginia Tech ETD Fair Use Analysis Results

This is not a replacement for professional legal advice but an effort to assist you in making a sound decision.

Name: Wenwei Zha

Description of item under review for fair use: Figure 4.2 How to Divide a 32-bit Frame Address into Six Fields. Figure 4.3 The Top/Bottom Bit and the Raw Address in Xilinx FPGA. Figure 4.4 The Assignment of Major Addresses in a Major Row. Virtex-5 FPGA Configuration User Guide [online]. Available: http://www.xilinx.com/support/documentation/user_guides/ug191.pdf.

Report generated on: 03-17-2014 at : 13:24:59

Based on the information you provided:

Factor 1

Your consideration of the purpose and character of your use of the copyright work weighs: ***in favor of fair use***

Factor 2

Your consideration of the nature of the copyrighted work you used weighs: ***in favor of fair use***

Factor 3

Your consideration of the amount and substantiality of your use of the copyrighted work weighs: ***in favor of fair use***

Factor 4

Your consideration of the effect or potential effect on the market after your use of the copyrighted work weighs: ***in favor of fair use***

Based on the information you provided, your use of the copyrighted work weighs: *in favor of fair use*

