Novel Architectures for Trace Buffer Design to Facilitate Post-Silicon Validation and Test

Shuchi Pandit

Thesis submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of Master of Science in Computer Engineering

Michael S. Hsiao, Chair
A. Lynn Abbott
Chao Wang

April 30, 2014
Blacksburg, Virginia

Keywords: State Restoration, Invariants, Trace Buffer Architecture
Copyright 2014, Shuchi Pandit
Virginia Tech ETD Fair Use Analysis Results

This is not a replacement for professional legal advice but an effort to assist you in making a sound decision.

Name: Shuchi Pandit

Description of item under review for fair use: Figure 5 J. Gao, Y. Han, and X. Li, “A new post-silicon debug approach based on suspect window,” in IEEE VLSI Test Symposium, 2009, pp. 85-90

Report generated on: 05-23-2014 at 15:31:33

Based on the information you provided:

Factor 1

Your consideration of the purpose and character of your use of the copyright work weighs: in favor of fair use

Factor 2

Your consideration of the nature of the copyrighted work you used weighs: against fair use

Factor 3

Your consideration of the amount and substantiality of your use of the copyrighted work weighs: in favor of fair use

Factor 4

Your consideration of the effect or potential effect on the market after your use of the copyrighted work weighs: in favor of fair use

Based on the information you provided, your use of the copyrighted work weighs: in favor of fair use