Analysis and Design of a DCM SEPIC PFC with Adjustable Output Voltage

Rui Chen

Thesis submitted to the faculty of the
Virginia Polytechnic Institute and State University
in partial fulfillment of the requirements for the degree of

Master of Science

In

Electrical Engineering

Jih-Sheng Lai
Khai D. T. Ngo
Dong S. Ha

February 20, 2015
Blacksburg, Virginia

Keywords: SEPIC, PFC, DCM, Coupled Inductors, Ripple Steering, Notch Filter

Copyright © 2015, Rui Chen
Analysis and Design of a DCM SEPIC PFC with Adjustable Output Voltage

Rui Chen

ABSTRACT

Power Factor Correction rectifiers are widely adopted as the first stage in most grid-tied power conversion systems. Among all PFC converts for single phase system, Boost PFC is the most popular one due to simplicity of structure and high performance. Although the efficiency of Boost PFC keeps increasing with the evolution of semiconductor technology, the intrinsic feature of high output voltage may result cumbersome system structure with multiple power conversion stages and even diminished system efficiency. This disadvantage is aggravated especially in systems where resonant converters are selected as second stage.

Especially for domestic induction cooker application, step-down PFC with wide range output regulation capability would be a reasonable solution. Conventional induction cooker is composed by input filter, diode-bridge rectifier and full bridge or half bridge series resonant circuit (SRC). High frequency magnetic field is induced through the switching action to heat the pan. The power level is usually controlled through pulse frequency modulation (PFM). In such configuration, first, a bulky input differential filter is required to filter out the high frequency operating current in SRC. Second, as the output power decreases, the operating point of SRC is moved away from the optimum point, which can result large amount circulating energy. Third, when the pan is made of well conducting and non-ferromagnetic material such as aluminum, due to the heating resistance
become much smaller and peak output voltage of the switching bridge equals to the peak voltage of the grid, operating the SRC at the series resonant frequency can result excessive current flowing through the switch and the heating coil. Thus for pan with smaller heating resistance, even at maximum power, the operating frequency is pushed far away from the series resonant point, which also results efficiency loss.

To address these potential issues, a PFC circuit features continuous conducting input current, high power factor, step-down capability and wide range output regulation would be preferred. The Analysis and design work is present in this article for a non-isolated hard switching DCM SEPIC PFC. Due to DCM operation of SPEIC converter, wide adjustable step-down output voltage, continuous conduction of input current and elimination of reverse recovery loss can be achieved at same time.

The thesis begins with circuit operation analysis for both DC-DC and PFC operation. Based on averaged switching model, small signal model and corresponding transfer functions are derived. Especially, the impact from small intermediate capacitor on steady state value are discussed.

With the concept of ripple steering, theoretic analysis is applied to SEPIC converter with two coupled inductors. The results indicate with proper selected coupling coefficient, the equivalent input inductance can be multiple times larger than the self-inductance. Because of this, while maintaining input current ripple same, the two inductors of SEPIC can be implemented with two smaller coupled inductors. Thus both the total volume of inductors and the total number of windings can be reduced, and the power density and efficiency can be improved. Based on magnetic reluctance model, a corresponding winding
scheme to control the coupling coefficient between two coupled inductors is analyzed. Also the impact of coupled inductors on the small signal transfer function is discussed.

For the voltage follower control scheme of DCM PFC, single loop controller and notch filter design are discussed. With properly designed notch filter or the PR controller in another word, the closed loop bandwidth can be increased; simple PI controller is sufficient to achieve high power factor; THD of the input current can be greatly reduced.

Finally, to validate the analysis and design procedure, a 1 kW prototype is built. With 120 Vrms AC input, 60V to 100V output, experimental results demonstrate unity power factor, wide output voltage regulation can be achieved within a single stage, and around 93% efficiency with 1 kW output.
Acknowledgements

I would like to first thank my advisor, Dr. Jih-Sheng Lai for all of his patience, guidance and support throughout my graduate studies. His profound knowledge, rigorous attitude toward research and creative thinking has inspired me throughout all these years and will also benefit my future career life.

I also would like to thank Dr. Khai D. T. Ngo and Dr. Dong S. Ha for serving on my committee, also for their interests, suggestion and kind supports for my research.

It has been a great pleasure working in Future Energy Electronics Center (FEEC), where I developed precious friendship with all these talented colleagues. I would like to thank Mr. Gary Kerr, Dr. Wensong Yu, Dr. Chien-Liang Chen, Dr. Pengwei Sun, Dr. Zheng Zhao, Dr. Bin Gu, Dr. Thomas LaBella, Dr. Ben York, Mr. Chris Hutchens, Dr. Younghoon Cho, Dr. Zakariya Dalala, Mr. Wei-han Lai, Mr. Seungryul Moon, Mr. Zaka Ullah Zahid, Mr. Hidekazu Miwa, Mr. Jason Dominic, Mr. Nathan Kees, Ms. Hongmei Wan, Ms. Hyun-Soo Koh, Mr. Hsin Wang, Mr. Cong Zheng, Mr. Baifeng Chen, Mr. Lanhua Zhang, Mr Bo Zhou and Ms. Xiaonan Zhao for their help and supports. Also I would like to thank visiting scholars Dr. Huang-Jen Chiu, Dr. Chien-Yu Lin, Dr. Zhong-Yi Lin, Mr. Yu-Cheng Liu, Dr. Deshang Sha, Dr. Ruixiang Hao, Dr. Zhiling Liao, Dr. Hongbo Ma, Dr. Chuang Liu and Dr. Bo-Yuan Chen for their help and supports.

Last but not least, I would like to thank my parents, Jianyuan Guo and Qingzhong Chen, and all my friends for their everlasting love, support, confidence and encouragement for all my endeavors.
# Table of Contents

**Chapter 1 : Introduction**

1.1 Overview of Power Factor Correction Circuits .............................. 1
1.2 Induction Cooking System ........................................................... 4
1.3 DCM SEPIC PFC .......................................................................... 6
1.4 Study Objective and Outline of Thesis ........................................... 7

**Chapter 2 : Circuit Operation Analysis and Modeling for DCM SEPIC Converter**  

2.1 DCM Operation of DC-DC SEPIC .................................................. 8
2.2 Switching Averaged Model of DCM SEPIC ..................................... 12
2.2.1 State-Space Variables Averaging Method .................................. 12
2.2.2 Averaged PWM Switch Method .............................................. 20
2.3 Model Validation ........................................................................ 25
2.4 Applying Averaged Model for PFC Operation ............................... 32
2.4.1 Steady State Analysis for PFC Operation ................................ 32
2.4.2 Bode Plots of Control to Output Voltage for PFC Operation .... 35

**Chapter 3 : Coupled Inductors in DCM SEPIC PFC** .......................... 37

3.1 Coupled Inductors and Ripple Steering ........................................ 37
3.2 Ripple Steering in SEPIC Converter .............................................. 40
3.3 Equivalent Non-Coupled Inductance Model .................................. 41
3.4 Winding Scheme for Coupled Inductors ..................................... 55

**Chapter 4 : System Design and Implementation** .............................. 59
<table>
<thead>
<tr>
<th>4.1</th>
<th>Power Stage Parameters Design .......................................................... 59</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1.1</td>
<td>Inductances Design ............................................................................. 60</td>
</tr>
<tr>
<td>4.1.2</td>
<td>Inductors Implementation ..................................................................... 62</td>
</tr>
<tr>
<td>4.1.3</td>
<td>Capacitance Design for Intermediate Capacitor .................................... 67</td>
</tr>
<tr>
<td>4.1.4</td>
<td>Capacitance Design for Output Capacitors ............................................ 70</td>
</tr>
<tr>
<td>4.1.5</td>
<td>Open Loop Simulation ............................................................................ 72</td>
</tr>
<tr>
<td>4.1.6</td>
<td>Components Selection ............................................................................. 77</td>
</tr>
<tr>
<td>4.2</td>
<td>Controller Design and Implementation .................................................. 77</td>
</tr>
<tr>
<td>4.2.1</td>
<td>Plant Transfer Function of Control to Output ......................................... 77</td>
</tr>
<tr>
<td>4.2.2</td>
<td>Compensator and Notch Filter Design .................................................... 79</td>
</tr>
<tr>
<td>4.2.3</td>
<td>Closed Loop Simulation .......................................................................... 83</td>
</tr>
</tbody>
</table>

**Chapter 5: Experimental Results ........................................................................... 89**

<table>
<thead>
<tr>
<th>5.1</th>
<th>PFC Operation Waveforms ................................................................. 89</th>
</tr>
</thead>
<tbody>
<tr>
<td>5.2</td>
<td>Power Factor and THD Measurements .................................................. 91</td>
</tr>
<tr>
<td>5.3</td>
<td>Efficiency and Loss Break Down ......................................................... 93</td>
</tr>
<tr>
<td>5.4</td>
<td>Transient Response for Load Transient ................................................. 94</td>
</tr>
</tbody>
</table>

**Chapter 6: Conclusion and Future Work ................................................................. 97**

<table>
<thead>
<tr>
<th>6.1</th>
<th>Conclusion ............................................................................................ 97</th>
</tr>
</thead>
<tbody>
<tr>
<td>6.2</td>
<td>Future Work ......................................................................................... 98</td>
</tr>
</tbody>
</table>

**References ........................................................................................................ 100**
# List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>The boost PFC</td>
<td>2</td>
</tr>
<tr>
<td>1.2</td>
<td>The passive PFC with flyback converter</td>
<td>2</td>
</tr>
<tr>
<td>1.3</td>
<td>The flyback PFC for LED lighting</td>
<td>3</td>
</tr>
<tr>
<td>1.4</td>
<td>The SEPIC PFC</td>
<td>3</td>
</tr>
<tr>
<td>1.5</td>
<td>A full bridge induction cooker</td>
<td>4</td>
</tr>
<tr>
<td>1.6</td>
<td>Phase difference between switch node voltage and coil current</td>
<td>4</td>
</tr>
<tr>
<td>1.7</td>
<td>DCM SEPIC PFC front end for induction cooker</td>
<td>6</td>
</tr>
<tr>
<td>2.1</td>
<td>DC-DC SEPIC converter</td>
<td>8</td>
</tr>
<tr>
<td>2.2</td>
<td>Key waveforms of DCM SEPIC</td>
<td>9</td>
</tr>
<tr>
<td>2.3</td>
<td>The equivalent circuits in three intervals</td>
<td>10</td>
</tr>
<tr>
<td>2.4</td>
<td>The voltage ripple of the intermediate capacitor C_1</td>
<td>16</td>
</tr>
<tr>
<td>2.5</td>
<td>The averaged equivalent circuit with PWM switch</td>
<td>21</td>
</tr>
<tr>
<td>2.6</td>
<td>Simulation diagram for steady state model verification</td>
<td>25</td>
</tr>
<tr>
<td>2.7</td>
<td>Comparison of key waveforms for steady state</td>
<td>28</td>
</tr>
<tr>
<td>2.8</td>
<td>Simulation circuit diagram for AC analysis</td>
<td>29</td>
</tr>
<tr>
<td>2.9</td>
<td>Bode plots comparison</td>
<td>30</td>
</tr>
<tr>
<td>2.10</td>
<td>SEPIC PFC diagram</td>
<td>32</td>
</tr>
<tr>
<td>2.11</td>
<td>Fluctuating input power of PFC</td>
<td>32</td>
</tr>
<tr>
<td>2.12</td>
<td>Control diagram for DCM SEPIC PFC in voltage follower mode</td>
<td>34</td>
</tr>
<tr>
<td>2.13</td>
<td>PFC control to output bode plots with 60V output</td>
<td>35</td>
</tr>
<tr>
<td>2.14</td>
<td>PFC control to output bode plots with 100V output</td>
<td>36</td>
</tr>
<tr>
<td>3.1</td>
<td>Different models of two coupled inductors</td>
<td>38</td>
</tr>
<tr>
<td>3.2</td>
<td>Coupled inductors filter building block</td>
<td>39</td>
</tr>
<tr>
<td>3.3</td>
<td>SEPIC converter with coupled inductors</td>
<td>40</td>
</tr>
<tr>
<td>3.4</td>
<td>Ratio of equivalent inductance over self-inductance</td>
<td>42</td>
</tr>
<tr>
<td>3.5</td>
<td>Normalized equivalent inductances based on L_2</td>
<td>43</td>
</tr>
<tr>
<td>3.6</td>
<td>Coupling coefficient impact on equivalent inductance ratio</td>
<td>45</td>
</tr>
<tr>
<td>3.7</td>
<td>Simulation diagram for equivalent inductors in SEPIC</td>
<td>46</td>
</tr>
<tr>
<td>3.8</td>
<td>Steady state comparison for different coupling k_c and capacitor C_1</td>
<td>49</td>
</tr>
</tbody>
</table>
List of Tables

TABLE. 1.1 IEC 61000-3-2 harmonics standard classification [2] .............................................. 1
TABLE. 2.1 DC-DC SEPIC simulation parameters ................................................................. 25
TABLE. 3.1 Simulation parameters for equivalent inductor model ........................................ 47
TABLE. 3.2 Calculated inductances for several winding configurations ............................... 58
TABLE. 4.1 PFC specification ................................................................................................ 59
TABLE. 4.2 Estimated maximum current of two inductors for 1kW PFC ......................... 63
TABLE. 4.3 Designed parameters of non-coupled inductors #1 ................................. 64
TABLE. 4.4 Measured parameters of non-coupled inductors #2 ........................................ 66
TABLE. 4.5 Measured parameters of coupled inductors .................................................... 67
TABLE. 4.6 Simulation parameters for separate inductors .............................................. 73
TABLE. 4.7 Simulation parameters for coupled-inductors .............................................. 73
TABLE. 4.8 Selected components ........................................................................................ 77
Chapter 1:
Introduction

1.1 Overview of Power Factor Correction Circuits

With the increasing demand for electrical energy and concerns on harmonics contents in ac grid, Power Factor Correction (PFC) circuits, as an essential power conversion interface between various electrical load and AC power grid, are widely adopted in many applications to meet the Electromagnetic Interference (EMI) standard - IEC EN 61000-3-2 [1]. As shown in TABLE. 1.1, the standard set clear limitation on current harmonics level for various applications.

TABLE. 1.1 IEC 61000-3-2 harmonics standard classification [2]

<table>
<thead>
<tr>
<th>Class</th>
<th>Items</th>
</tr>
</thead>
</table>
| Class A | Balanced three-phase equipment  
Household appliances, excluding equipment identified by Class D  
Tools excluding portable tools  
Dimmers for incandescent lamps  
Audio equipment  
Everything else that is not classified as B, C or D |
| Class B | Portable tools  
Arc welding equipment which is not professional equipment |
| Class C | Lighting equipment |
| Class D | Personal computers and personal computer monitors  
Television receivers  
Equipment must have power level 75W up to and not exceeding 600W |

In principle, with diode bridge rectifier, PFC function can be achieved based on any basic DC-DC converter topology, including buck, boost, buck-boost, SEPIC, Cuk and Zeta.
In practice, PFC circuit based on boost, flyback and SEPIC converter are more widely adopted compared to other DC-DC topologies.

As the most efficient PFC circuit [3], the boost type PFC is widely adopted in applications with power rating from hundred watts to several kilo-watts. Due to the intrinsic boost characteristic, the output voltage of boost PFC must be higher than the peak of ac line voltage, which usually is 400V. Thus in different applications, at least a second stage is required to convert the boost PFC output to a specific voltage level of the application. Figure 1.1 shows the circuit diagram of the boost type PFC.

Figure 1.1 The boost PFC

For low power applications such as auxiliary power supply inside the grid connected equipment and adaptors for mobile devices, since harmonics requirement is not specified in IEC 61000-3-2 when power rating is less than 75W, the combination of passive
PFC and flyback converter almost excludes all other type PFC circuits in this application. The circuit diagram is shown in Figure 1.2. Compared with boost PFC, the drawback is the low power factor and bulky electrolytic capacitor $C_f$, while the advantages include single stage solution, galvanic isolation between AC grid and the load, reduced capacitance requirement on the output side, and also low cost and small size.

In applications such as LED lightning, which is classified as Class C in IEC 61000-3-2, active flyback PFC and SEPIC PFC are widely adopted [4] - [11]. The corresponding circuit diagrams are shown in Figure 1.3 and Figure 1.4. Compared to passive flyback PFC, the power factor with active PFC can be improved. Compared to boost PFC, both circuit is single stage solution. In these applications, cost and size limitation are the major design constraints.

![Figure 1.3 The flyback PFC for LED lighting](image)

![Figure 1.4 The SEPIC PFC](image)
1.2 Induction Cooking System

Although the efficiency of the front end boost PFC could be as high as 99% [3], the overall system efficiency could be suffered when the subsequent converter needs to operate at the non-optimal point, which is especially apparent when resonant converter and wide load range are involved.

Usually the output of resonant converter is regulated by PFM (pulse frequency modulation), in which the operating frequency varies when the load changes. Under light load condition, the operating frequency would move away from the optimized operating frequency that is designed for full load condition, the circuit would generate large amount of circulating energy exchanging between the source and the resonant elements, which eventually would result decreased efficiency.

![Figure 1.5 A full bridge induction cooker](image)

![Figure 1.6 Phase difference between switch node voltage and coil current](image)
The induction cooker [12][13][14] is an example application to demonstrate this issue. As shown in Figure 1.5, the series resonant converter is adopted in the circuit. Because the coil and the pan can be modeled as a series L-R branch, when the operating frequency is close to but larger than the resonant frequency, the current flowing through the coil is almost a sinusoidal current in switching frequency. The input diode bridge current will be the same as the coil current within each half line cycle. Since the magnitude of coil current is proportional to the DC bus voltage, the averaged input current will follow the rectified input AC voltage under fixed operating frequency. After adding the input filter stage, the PFC function can be achieved.

In this configuration, as shown in Figure 1.6, when load decreases, the operating frequency needs to be increased. Since the switching frequency moves away from the resonant frequency, the phase difference between the switch node voltage and coil current increases. In this case, the turn off switching loss would increase; the ratio of circulating energy to heating energy would also increase; thus the efficiency decreases.

For this configuration, another potential issue may arise when considering the compatibility with stainless steel or aluminum pan. As presented in [13], most domestic induction cooker can cook pan made with ferromagnetic material, and the typical equivalent reflected resistance is higher than 8Ω with operating frequency in the range of 25 kHz to 40 kHz. For pan made with stainless steel, within the same frequency region, the reflected resistance can be in the range of 2.5Ω to 6Ω; while for pan made with aluminum, the reflected resistance can be lower than 1 Ω. Considering an induction cooker for stainless steel pan is built with this circuit, assuming the equivalent inductance are same for all the pans with different reflected resistance, if the operating frequency is designed to be close to resonant frequency for 4 Ω pan; when cooking with 6 Ω pan, the power delivered to the pan would be insufficient, when cooking with 2.5 Ω pan at full load condition, the operating frequency need to be moved away from the resonant frequency to avoid over power.

To address these potential issues, a PFC circuit with continuous conducting input current, step down output voltage and capability to adjust the output voltage in wide range
is a good solution. By adding a PFC circuit which can fulfil all these requirement as the front end of series resonant inverter, the load variation can be compensated by the output voltage adjustment, thus the operating frequency of the series resonant inverter can be always set to optimum frequency.

### 1.3 DCM SEPIC PFC

![DCM SEPIC PFC Diagram](image)

**Figure 1.7 DCM SEPIC PFC front end for induction cooker**

Considering the single stage *single-ended primary-inductor converter* (SEPIC) PFC operating in DCM, the input current can be continuous conducting, the output voltage can be lower than the input voltage and the output voltage regulation can be achieved with simple duty cycle modulation.

Meanwhile, other benefits can be obtained from DCM operation including the output diode turns off with zero current; when the main switch turns on, the current increases at relative low slew rate which is controlled by the paralleled inductance of $L_1$ and $L_2$; with fixed switching frequency, the control loop is very simple, only voltage feedback loop is required for PFC function; with coupled inductors, two inductor can be coupled together, which make the total components number almost comparable to boost PFC.

With all these features, design and implementation work for a 1kW DCM SEPIC PFC with 60V to 100V output is selected as the study topic.
1.4 Study Objective and Outline of Thesis

The target of this research is to implement a non-isolated 1 kW single phase single stage PFC converter with adjustable output voltage range from 60V to 100V. To achieve this goal, the thesis covers analysis and design of a single phase DCM SEPIC PFC converter.

Chapter 1 presents the application background. Chapter 2 focuses on the switching average modeling of DCM SEPIC converter. Chapter 3 discusses the characteristics of coupled inductors adopted in SBEPCIC converter. Chapter 4 describes the system design considerations. Design criteria on power stage parameters are analyzed. Control loop design is also presented. Chapter 5 demonstrates the experimental results. Chapter 6 concludes the thesis and provides possible directions for future work.
Chapter 2: 
Circuit Operation Analysis and Modeling for 
DCM SEPIC Converter

In this chapter, circuit operation and key waveforms of DC-DC SEPIC converter working in DCM are analyzed first. With the concept of averaged PWM switch, the derivation of switching averaged model is presented. Formulas revealing the relationships between averaged state variables are summarized. Correspondingly the small signal model and transfer functions are presented. Then the same analysis is applied to PFC operation. The variations of operating point and corresponding bode plots of transfer functions in PFC operation are presented. Finally, the derived model is compared with simulation results. The agreement validates the analysis procedure and derived models.

2.1 DCM Operation of DC-DC SEPIC

For a DC-DC SEPIC converter shown in Figure 2.1, by defining DCM as the current flowing through the output rectifying diode $D_1$ is in discontinuous conducting mode, two DCM operations can be achieved with different inductance selection. As shown in Figure 2.2, the major difference between the two DCM modes resides in the continuity of
inductors’ current. In one mode the current of both inductors are still continuous conducting, while in another mode they are discontinuous conducting. $2 \cdot \Delta i_{L1}$ and $2 \cdot \Delta i_{L2}$ denote peak to peak current ripple of inductor $L_1$ and $L_2$; $I_r$ denotes the interval mean current of inductor $L_1$ during the third interval $D_3T_s$; and $T_s$ denotes switching period.

**DCM Mode 1**

**DCM Mode 2**

![Diagram showing Inductor Current, Capacitor Current, Voltage Stress, and Current Stress for DCM Mode 1 and DCM Mode 2.](image)

Figure 2.2 Key waveforms of DCM SEPIC
Figure 2.3 The equivalent circuits in three intervals

The equivalent circuits for three operation intervals are demonstrated in Figure 2.3. In the first interval $D_1 \cdot T_s$, the main switch is turned on. The input voltage $V_{in}$ is applied to inductor $L_1$, and the capacitor voltage $v_{c1}$ is applied to inductor $L_2$. The current of both inductors linearly increase if the voltage ripples on capacitor $C_1$ is neglected. There is no current flowing through the output rectifying diode $D_1$. The current flowing through the
main switch is the sum of the two inductors’ current. The load current is supplied by the output capacitor $C_o$.

The main switch $Q_1$ is turned off at the end of first interval. Then the converter enters the second interval $D_2\cdot T_s$. The current flowing through the main switch $Q_1$ would be diverted to flow through the output rectifying diode $D_1$ since there is no other conducting path. During this interval, the voltage applied to both inductors is $-V_o$ if the voltage ripple on the capacitor $C_1$ is neglected. Thus both current decrease linearly. The current flowing through the output rectifying diode is also the sum of the two inductor’s current. The load current is supplied by part of this current.

When the current flowing through the output diode $D_1$ decreases to zero, the converter enters the third interval $D_3\cdot T_s$. Since both switch is off, the non-zero inductor current in DCM mode 1 would flow through the passive components $L_1$, $C_1$, $L_2$. Because the voltage on capacitor $C_1$ equals to input voltage $V_g$ and $C_1$ is large enough to hold the voltage, ideally the current would stay constant. In DCM mode 2, since both current of the inductors are zero at the beginning of this interval, ideally the current would stay at zero. When considering the parasitic junction capacitors of the main switch $Q_1$ and the diode $D_1$, all the L-C components would form resonant tanks. Since the parasitic capacitances are usually quite small, high frequency ringing current and ringing voltage waveforms would be observed in reality.

From the energy transferring point of view, when the main switch $Q_1$ turns on, energy is transferred from the input voltage source to the inductor $L_1$ and stored in it, meanwhile part of the energy stored in capacitor $C_1$ is transferred to inductor $L_2$; and part of the energy stored in the output capacitor $C_o$ is transferred to the load. When switch $Q_1$ turns off, the energy stored in inductor $L_1$, $L_2$ and the energy from the input voltage source are transferred to capacitor $C_1$, capacitor $C_o$ and the load. In the third interval, in DCM mode 1, energy is transferred from the input voltage source to capacitor $C_1$ and the load is supported by output capacitor $C_o$; in DCM mode 2, ideally there is no energy transferred from the input voltage source to the system. To summarize, in DCM mode 1, the energy transferring from the input voltage source happens in all three intervals; while in DCM
mode 2, the energy transferring from the input voltage source is only happens in the first and second intervals. In common, the energy from the input source is first stored in two inductors and then released to the load.

From the device stress point of view, the voltage stress of both the main active switch Q₁ and passive diode D₁ equals to the sum of input voltage and output voltage; the current stress of either semiconductor device equals to the sum of the two inductors’ current, which are also illustrated in Figure 2.2.

### 2.2 Switching Averaged Model of DCM SEPIC

To further analyze the steady state voltage gain and characteristics of small signal transfer function of the DCM SEPIC converter, two methods could be adopted. For DCM mode 1, with the state-space variables averaging method [16] [17] [18] and the averaged PWM switch method [19][20][22], steady state voltage gain and small signal model can be derived. With an assumption of negligible voltage ripple on intermediate capacitor in SEPIC converter, these derivations should be the same. For the case when the intermediate capacitor is small, the steady state results from all the two methods can be inaccurate.

#### 2.2.1 State-Space Variables Averaging Method

For the first interval, the time duration is $D₁T_s$, the equations are shown in (2.1).

$$
D₁ \cdot T_s : \begin{align*}
L₁ \frac{di_{l₁}}{dt} &= v_g \\
L₂ \frac{di_{l₂}}{dt} &= v_{c₁} \\
C₁ \frac{dv_{c₁}}{dt} &= -i_{l₂} \\
C_o \frac{dv_{c₀}}{dt} &= -\frac{v_{c₀}}{esr + R_o}
\end{align*}
$$

For the second interval, the time duration is $D₂T_s$, the equations are shown in (2.2).
For the third interval, the time duration is \((1-D_1-D_2)T_s\), the equation is shown in (2.3). For simplicity, the parasitic junction capacitances are neglected.

\[
\begin{align*}
\left( L_1 + L_2 \right) \frac{d i_{L1}}{dt} &= v_g - v_{c1} \\
\left( L_1 + L_2 \right) \frac{d i_{L2}}{dt} &= -v_g + v_{c1} \\
C_1 \frac{d v_{c1}}{dt} &= i_{L1} - i_{L2} \\
C_{co} \frac{d v_{co}}{dt} &= -\frac{1}{esr + R_o}, v_{co} \\
v_o &= (i_{L1} + i_{L2}) \cdot \frac{R_o \cdot esr}{R_o + esr} + \frac{R_o}{R_o + esr} v_{co}
\end{align*}
\]

(2.3)

After some algebraic manipulation, the equations can be rearranged in canonical form.

\[
\dot{x} = A \cdot x + B \cdot u \quad y = c^T \cdot x
\]

(2.4)

Where the state variables and output variables are defined as: \( x = \begin{bmatrix} i_{L1} \\ i_{L2} \\ v_{c1} \\ v_{co} \end{bmatrix} \), \( u = v_g \), \( y = v_o \). The corresponding matrices for three intervals are designated as \( A_1, b_1, C_1, A_2, b_2, C_2 \) and \( A_3, b_3, C_3 \). With the switching cycle averaging concept, the form of averaged state space model is shown in (2.8), where \( \langle x \rangle, \langle y \rangle \) denote switching averaged value.
\[
A_1 = \begin{bmatrix}
0 & 0 & 0 & 0 \\
0 & 0 & \frac{1}{L_2} & 0 \\
0 & -\frac{1}{C_1} & 0 & 0 \\
0 & 0 & 0 & -\frac{1}{C_o \cdot (esr + R_o)}
\end{bmatrix}, \quad
b_1 = \begin{bmatrix}
\frac{1}{L_1} \\
0 \\
0 \\
0
\end{bmatrix}, \quad
\begin{bmatrix}
0 \\
0 \\
0 \\
\frac{R_o}{esr + R_o}
\end{bmatrix}
\]

\( (2.5) \)

\[
A_2 = \frac{1}{(R_o + esr)} \begin{bmatrix}
-R_o \cdot esr & -R_o \cdot esr & -(R_o + esr) & -R_o \\
\frac{L_1}{R_o + esr} & \frac{L_1}{R_o + esr} & L_1 & \frac{L_1}{R_o + esr} \\
\frac{-R_o \cdot esr}{L_2} & \frac{-R_o \cdot esr}{L_2} & 0 & \frac{-R_o}{L_2} \\
\frac{(R_o + esr)}{C_1} & \frac{(R_o + esr)}{C_1} & 0 & \frac{(R_o + esr)}{C_1}
\end{bmatrix}
\]

\[
b_2 = \begin{bmatrix}
\frac{1}{L_1} \\
0 \\
0 \\
0
\end{bmatrix}, \quad
\begin{bmatrix}
\frac{R_o \cdot esr}{R_o + esr} \\
\frac{R_o + esr}{R_o + esr} \\
\frac{R_o}{R_o + esr}
\end{bmatrix}
\]

\( (2.6) \)

\[
A_3 = \begin{bmatrix}
0 & 0 & \frac{-1}{L_1 + L_2} & 0 \\
0 & 0 & \frac{1}{L_1 + L_2} & 0 \\
\frac{1}{C_1} & 0 & 0 & 0 \\
0 & 0 & 0 & -\frac{1}{C_o \cdot (esr + R_o)}
\end{bmatrix}, \quad
b_3 = \begin{bmatrix}
\frac{1}{L_1 + L_2} \\
\frac{-1}{L_1 + L_2} \\
0 \\
0
\end{bmatrix}, \quad
\begin{bmatrix}
0 \\
0 \\
0 \\
\frac{R_o}{esr + R_o}
\end{bmatrix}
\]

\( (2.7) \)

\[
\langle \dot{x} \rangle = A \cdot \langle x \rangle + B \cdot \langle u \rangle \\
\langle y \rangle = c^T \cdot \langle x \rangle
\]

\( (2.8) \)
The averaged variables within one switching cycle could be derived with integration of the whole switching cycle.

\[ \frac{d\bar{x}}{dt} = \frac{1}{T_s} \int_0^{T_s} \dot{x} dt \]

\[ A \cdot \ddot{x} = \frac{1}{T_s} \left[ A_1 \cdot \int_0^{D_{T_s}} x dt + A_2 \cdot \int_{D_{T_s}}^{D_{T_s} + D_{T_s}} x dt + A_3 \cdot \int_{D_{T_s} + D_{T_s}}^{T_s} x dt \right] \]

\[ B \cdot \ddot{u} = \frac{1}{T_s} \left[ b_1 \cdot \int_0^{D_{T_s}} u dt + b_2 \cdot \int_{D_{T_s}}^{D_{T_s} + D_{T_s}} u dt + b_3 \cdot \int_{D_{T_s} + D_{T_s}}^{T_s} u dt \right] \]

\[ \ddot{y} = \frac{1}{T_s} \left[ c_1 \cdot \int_0^{D_{T_s}} x dt + c_2 \cdot \int_{D_{T_s}}^{D_{T_s} + D_{T_s}} x dt + c_3 \cdot \int_{D_{T_s} + D_{T_s}}^{T_s} x dt \right] \]

(2.9)

In DCM mode, because the averaged current in one switching cycle is different to the averaged current within one interval, the integration of inductor current over each interval can no longer be simply expressed as the product of switch cycle averaged current and duty cycle. Based on the inductors’ current waveforms, the integration results in every intervals could be derived as (2.10). The averaged current of one switching cycle is also derived as (2.11) to show the difference.

\[ \int_0^{D_{T_s}} i_{L_1} dt = (I_r + \Delta i_{L_1}) \cdot D_1 \cdot T_s, \quad \int_0^{D_{T_s}} i_{L_2} dt = (-I_r + \Delta i_{L_2}) \cdot D_1 \cdot T_s, \]

\[ \int_{D_{T_s}}^{D_{T_s} + D_{T_s}} i_{L_1} dt = (I_r + \Delta i_{L_1}) \cdot D_2 \cdot T_s, \quad \int_{D_{T_s}}^{D_{T_s} + D_{T_s}} i_{L_2} dt = (-I_r + \Delta i_{L_2}) \cdot D_2 \cdot T_s, \]

\[ \int_{D_{T_s} + D_{T_s}}^{T_s} i_{L_1} dt = I_r \cdot D_3 \cdot T_s, \quad \int_{D_{T_s} + D_{T_s}}^{T_s} i_{L_2} dt = -I_r \cdot D_3 \cdot T_s \]

(2.10)

\[ \int_0^T i_{L_1} dt = I_r + (D_1 + D_2) \cdot \Delta i_{L_1}, \]

\[ \int_0^T i_{L_2} dt = -I_r + (D_1 + D_2) \cdot \Delta i_{L_2} \]

(2.11)
By assuming the output voltage ripples are negligible compared to the averaged value, the integration of output capacitor voltage for every interval can be expressed as product of averaged voltage and duty cycle of corresponding intervals.

\[
\int_0^{D_1 T_s} v_{co} dt = \bar{v}_{co} \cdot D_1 \cdot T_s,
\]

\[
\int_{D_1 T_s}^{D_1 T_s + D_2 T_s} v_{co} dt = \bar{v}_{co} \cdot D_2 \cdot T_s,
\]

\[
\int_{D_1 T_s + D_2 T_s}^{D_1 T_s + D_2 T_s + D_3 T_s} v_{co} dt = \bar{v}_{co} \cdot D_3 \cdot T_s
\]

**DCM Mode 1**

**DCM Mode 2**

![Inductor Current Diagram](image)
![Capacitor Current Diagram](image)
![Capacitor Voltage Diagram](image)

**Figure 2.4 The voltage ripple of the intermediate capacitor C**

16
For the intermediate capacitor C₁, when small capacitance is selected, the negligible voltage ripple assumption would be not applicable. As shown in Figure 2.4, in the first interval D₁·Tₛ, intermediate capacitor C₁ resonates with inductor L₂; in the second interval D₂·Tₛ, intermediate capacitor C₁ resonates with inductor L₁; in the third interval D₃·Tₛ, intermediate capacitor C₁ resonates with series connected inductors L₁ and L₂. According to the first mean value theorem for integration, the mean value of intermediate capacitor voltage in each interval can be expressed as (2.13). \( \delta v_{c₁,D₁} \), \( \delta v_{c₁,D₂} \), \( \delta v_{c₁,D₃} \) denote the difference between interval mean value and cycle mean value.

\[
\int_{0}^{D₁Tₛ} v_{c₁} dt = (\bar{v}_{c₁} + \delta v_{c₁,D₁}) \cdot D₁ \cdot Tₛ,
\]

\[
\int_{D₁Tₛ}^{D₁Tₛ+D₂Tₛ} v_{c₁} dt = (\bar{v}_{c₁} + \delta v_{c₁,D₂}) \cdot D₂ \cdot Tₛ,
\]

\[
\int_{D₁Tₛ+D₂Tₛ}^{Tₛ} v_{c₁} dt = (\bar{v}_{c₁} + \delta v_{c₁,D₃}) \cdot D₃ \cdot Tₛ,
\]

\[
\frac{1}{Tₛ} \int_{0}^{Tₛ} v_{c₁} dt = \bar{v}_{c₁} + (\delta v_{c₁,D₁} \cdot D₁ + \delta v_{c₁,D₂} \cdot D₂ + \delta v_{c₁,D₃} \cdot D₃) = \bar{v}_{c₁}
\]

Combined equations (2.5)~ (2.13), the averaged model of DCM SEPIC converter could be derived as (2.14). The steady state operating point could be solved based on the averaged model. By making \( \hat{x} = 0 \), \( \bar{v}_{o} = V_o \), \( \bar{v}_{g} = V_g \) and \( \bar{v}_{c₁} = V_{c₁} \), the averaged solution of state variables are shown in (2.15), (2.16) and (2.17).

Equation (2.16) shows the voltage ripple of the intermediate capacitor and the equivalent series resistance of output capacitor would affect the relationship between D₁ and D₂. If the impact from the intermediate capacitor voltage ripple and equivalent series resistance of output capacitor are neglected, the derived relationship between duty cycle D₁ and D₂ can be much simpler, as shown in (2.17).

In the third interval, since the current flowing through the intermediate capacitor is the remaining current \( I_r \) in DCM mode 1, the interval mean voltage would be larger than
mean voltage of switching cycle. $\delta v_{c\_D3}$ must be positive value. The final solution for steady state duty cycle is shown in (2.19).

\[
\frac{d}{dt} \begin{bmatrix} \bar{I}_{L1} \\ \bar{I}_{L2} \\ \bar{V}_{C1} \\ \bar{V}_{Co} \end{bmatrix} = A \cdot \bar{V}_{g} + b \cdot \bar{V}_{g}
\]

\[
A \cdot \bar{x} = \left[ \begin{array}{c}
\frac{D_3 \cdot (\bar{V}_{C1} + \delta v_{c\_D3})}{L_1 + L_2} - \frac{D_2 \cdot (\bar{V}_{C1} + \delta v_{c\_D2})}{L_1} - \frac{R_o \cdot D_2 \cdot \left[ \bar{V}_{Co} + esr \cdot (\Delta i_{L1} + \Delta i_{L2}) \right]}{L_1 \cdot (R_o + esr)} \\
\frac{D_3 \cdot (\bar{V}_{C1} + \delta v_{c\_D3})}{L_1 + L_2} + \frac{D_1 \cdot (\bar{V}_{C1} + \delta v_{c\_D1})}{L_2} - \frac{R_o \cdot D_2 \cdot \left[ \bar{V}_{Co} + esr \cdot (\Delta i_{L1} + \Delta i_{L2}) \right]}{L_2 \cdot (R_o + esr)} \\
\frac{I_r - D_1 \Delta i_{L2} + D_2 \Delta i_{L1}}{C_1} \\
-\bar{V}_{Co} + \frac{R_o \cdot D_2 \cdot (\Delta i_{L1} + \Delta i_{L2})}{C_0 \cdot (R_o + esr)}
\end{array} \right]
\]

\[
b \cdot \bar{V}_{g} = \begin{bmatrix} \frac{D_3}{L_1 + L_2} + \frac{D_1 + D_2}{L_1} \\
0 \\
0 \\
-\frac{D_3}{L_1}
\end{bmatrix} \cdot \bar{V}_{g},
\]

\[
\bar{V}_{o} = \frac{R_o}{R_o + esr} \cdot \left[ \bar{V}_{Co} + D_2 \cdot esr \cdot (\Delta i_{L1} + \Delta i_{L2}) \right]
\]

\[
V_{c1} = V_o, \quad V_{Co} = V_o, \quad (\Delta i_{L1} + \Delta i_{L2}) = \frac{1}{D_2} \cdot \frac{V_o}{R_o}, \quad I_r = D_1 \Delta i_{L2} - D_2 \Delta i_{L1}
\]

\[
\Delta i_{L1} = \frac{D_1 T_s}{2} \cdot \frac{V_o}{L_1}, \quad \Delta i_{L2} \approx \frac{D_1 T_s}{2} \cdot \frac{V_o}{L_2} \Rightarrow D_1 \cdot D_2 \approx \frac{V_o}{V_g} \cdot \frac{2 \cdot L_1 \cdot L_2}{R_o \cdot (L_1 + L_2) \cdot T_s}
\]

(2.15)
\[ D_2 \cdot \delta v_{c3} \frac{L_2}{L_1 + L_2} = D_2 \cdot V_o \cdot \frac{R_o + esr / D_2}{R_o + esr} - D_1 \cdot V_g \]  
(2.16)

\[ D_2 \cdot V_o - D_1 \cdot V_g = 0 \]  
(2.17)

\[ D_1 = D_2 \cdot \left( \frac{V_o}{V_g} \cdot \frac{R_o + esr / D_2}{R_o + esr} - \frac{\delta v_{c3}}{V_g} \cdot \frac{L_2}{L_1 + L_2} \right) \]  

\[ D_1 = \sqrt{\frac{V_o}{V_g} \cdot \frac{2 \cdot L_1}{R_o \cdot T_s} \left( \frac{V_o}{V_g} \cdot \frac{R_o + esr / D_2}{R_o + esr} - \frac{\delta v_{c3}}{V_g} \cdot \frac{L_2}{L_1 + L_2} \right)} \]  

\[ D_2 = \sqrt{\frac{V_o}{V_g} \cdot \frac{2 \cdot L_1}{R_o \cdot T_s} \left( \frac{V_o}{V_g} \cdot \frac{R_o + esr / D_2}{R_o + esr} - \frac{\delta v_{c3}}{V_g} \cdot \frac{L_2}{L_1 + L_2} \right)} \approx \sqrt{\frac{2 \cdot L_1}{R_o \cdot T_s}} \]  
(2.18)

\[
\begin{cases}
\text{Boundary: } (\Delta i_{r1} + \Delta i_{r2}) \cdot (1 - D_1) = \frac{V_o}{R_o} \Rightarrow D_1 + D_2 = 1 \\
\text{CCM: } (\Delta i_{r1} + \Delta i_{r2}) \cdot (1 - D_1) \leq \frac{V_o}{R_o} \Rightarrow L_1 \| L_2 \cdot \frac{f}{R_o} \geq \frac{1}{2} \cdot \frac{V_g^2}{(V_o + V_g)^2} \\
\text{DCM: } (\Delta i_{r1} + \Delta i_{r2}) \cdot (1 - D_1) \geq \frac{V_o}{R_o} \Rightarrow L_1 \| L_2 \cdot \frac{f}{R_o} \leq \frac{1}{2} \cdot \frac{V_g^2}{(V_o + V_g)^2} 
\end{cases}
\]  
(2.19)

From (2.15), the solution for the mean value \( I_r \) of remaining current shows DCM mode #2 is a special case of DCM mode #1. When the ratio of inductance \( L_1 \) to inductance \( L_2 \) equals to the ratio of input voltage \( V_g \) to output voltage \( V_o \), the interval mean value of remaining current would be zero, the circuit operates at DCM mode #2.

From (2.18), it’s clear that the ESR of the output capacitor would increases \( D_1 \), while the voltage ripples on the intermediate capacitor decreases \( D_1 \). Thus when the intermediate capacitor is small or the ESR of output capacitor is not negligible, traditional
state space averaged model [16] would not be able to provide an accurate solution of the steady-state variables. With the assumption of negligible voltage ripple on intermediate capacitor, duty cycle \( D_1 \) derived from conventional model would be the simplified result shown in (2.18). With the averaging method provided above, the accuracy could be improved.

The CCM-DCM boundary criterion is presented in (2.19). Boundary operation occurs when the output diode current decreases to zero at the end of the switching cycle. Thus the third interval \( D_3 \cdot T_s \) would be zero; the second interval \( D_2 \cdot T_s \) would equal to \((1-D_1) \cdot T_s\). Based on the averaged diode current in the second interval, the boundary condition can be derived.

Based on all these steady-state value, the small signal model could be derived through perturbation procedure. Due to the complexity of this four order system, the small signal transfer function is derived through another averaging method, which is the averaged PWM switch model.

### 2.2.2 Averaged PWM Switch Method

Based on the work of Dr. Vorperian [18], the switching cell can be replaced with an equivalent linear block, which is named as averaged PWM switch.

In Figure 2.5 (a), active, passive and common connection point are first identified in SEPIC converter. Then the equivalent averaged linear circuit can be derived by replacing the active and passive switch with the PWM switch as shown in Figure 2.5 (b). The averaged circuit in (b) contains both the averaged DC steady state and small signal dynamic characteristics of the original SEPIC converter. For averaged DC steady state, since the averaged DC voltage applied to inductor would be zero and the averaged DC current flowing through capacitor would be zero, the averaged DC steady state circuit can be acquired by shorting the connection of inductors and opening the connection of capacitors, as shown in Figure 2.5 (c). For small signal dynamic characteristics, small signal model of PWM switch is inserted as Figure 2.5 (d).
Figure 2.5 The averaged equivalent circuit with PWM switch
From the PWM switch model, current and voltage relationship for the two controlled source can be expressed as (2.20). Compare the averaged linear circuit with the original SEPIC circuit, clearly \( i_a \) is the averaged current flowing through the active switch, and \( i_p \) is the averaged current flowing through output rectifier diode; \( v_{ac} \) and \( v_{cp} \) are the averaged voltage applied on a-c and c-p port. Combined with the key waveform shown in Figure 2.2, expression of the averaged current and voltage can be derived as (2.20) and (2.21).

\[
\begin{align*}
\begin{cases}
  i_a = \mu \cdot i_p \\
  v_{ac} = \mu \cdot v_{ac}
\end{cases}, \quad \begin{cases}
  i_a = \frac{d_1}{2} (2 \Delta i_{L1} + 2 \Delta i_{L2}) = d_1 (\Delta i_{L1} + \Delta i_{L2}) \\
  i_p = \frac{d_2}{2} (2 \Delta i_{L1} + 2 \Delta i_{L2}) = d_2 (\Delta i_{L1} + \Delta i_{L2}) \\
  v_{ac} = L_1 \frac{2 \cdot \Delta i_{L1}}{d_1 T_s} = L_2 \frac{2 \cdot \Delta i_{L2}}{d_1 T_s} \\
  v_{cp} = L_1 \frac{2 \cdot \Delta i_{L1}}{d_2 T_s} = L_2 \frac{2 \cdot \Delta i_{L2}}{d_2 T_s}
\end{cases}
\end{align*}
\]

Combined (2.19), (2.20) and the DC steady state equivalent circuit, the voltage gain of DCM SEPIC can be derived as (2.21). Then the DC steady state duty cycle can be solved as (2.22).

\[
\begin{align*}
\begin{cases}
  i_a = \frac{d_1^2}{2 \cdot L_1 \| L_2 \cdot f_s} v_{ac} \\
  i_p = \frac{d_2^2}{2 \cdot L_1 \| L_2 \cdot f_s} v_{cp} \\
  v_{ac} = \frac{d_1}{d_2} \cdot v_{cp} \\
  i_a = \frac{d_1}{d_2} \cdot i_p
\end{cases}, \quad L_1 = \frac{L_1 \cdot L_2}{L_1 + L_2}
\end{align*}
\]

\[
\mu = \frac{d_1}{d_2} = \frac{V_o}{V_s} = \frac{D_1^2}{2 \cdot L_1 \| L_2 \cdot f_s} \frac{V_{ac}}{I_p} = \frac{D_1^2}{2 L_1 \| L_2 \cdot f_{sw}} \frac{V_g}{R_o I_o} = \frac{D_1^2 \cdot R_o}{2 L_1 \| L_2 \cdot f_{sw}} \frac{V_o}{V_s}
\]
\[ D_1 = \frac{V_o}{V_g} \sqrt{\frac{2 \cdot L_1 \cdot L_2}{R_o \cdot (L_1 + L_2) \cdot T_s}}, \quad D_2 = \sqrt{\frac{2 \cdot L_1 \cdot L_2}{R_o \cdot (L_1 + L_2) \cdot T_s}} \]  

With the DC steady state solution, small signal model can be derived by introducing perturbation on averaged steady state current \( i_a \) and \( i_p \) as shown in (2.24) and (2.25).

\[
\begin{aligned}
  i_a &= \frac{d_1^2}{2 \cdot L_1 \| L_2 \cdot f_s} \cdot v_{ac} \\
  i_p &= \frac{d_1^2}{2 \cdot L_1 \| L_2 \cdot f_s} \cdot v_{cp}
\end{aligned}
\]

\[
\begin{aligned}
  I_a + \hat{i}_a &\approx \frac{(D_1 + \hat{D}_1)^2}{2 \cdot L_1 \| L_2 \cdot f_s} (V_{ac} + \hat{v}_{ac}) \\
  I_p + \hat{i}_p &\approx \frac{(D_1 + \hat{D}_1)^2}{2 \cdot L_1 \| L_2 \cdot f_s} (V_{ac} + \hat{v}_{ac})^2 (\frac{1}{V_{cp} + \hat{v}_{cp}}) \\
  &\approx \frac{1}{2 \cdot L_1 \| L_2 \cdot f_s} (D_1^2 + 2D_1 \hat{D}_1 + \hat{D}_1^2) (V_{ac}^2 + 2V_{ac} \hat{v}_{ac})(\frac{1}{V_{cp}} + \frac{1}{V_{cp}^2} \hat{v}_{cp})
\end{aligned}
\]

By removing the steady state DC variables, the equivalent circuit shown in Figure 2.5 (d) can be derived as (2.26). All the coefficients are presented in (2.27).

\[
\begin{aligned}
  \hat{i}_a &\approx \frac{2D_1 V_{ac}}{2 \cdot L_1 \| L_2 \cdot f_s} \hat{d}_1 + \frac{D_1^2}{2 \cdot L_1 \| L_2 \cdot f_s} \hat{v}_{ac} = \frac{I_a}{V_{ac}} \hat{v}_{ac} + \frac{2I_a}{D_1} \hat{d}_1 = g_f \hat{v}_{ac} + k_f \hat{d}_1 \\
  \hat{i}_p &\approx \frac{1}{2 \cdot L_1 \| L_2 \cdot f_s} \left[ D_1^2 \cdot \frac{1}{V_{cp}} V_{ac}^2 + V_{ac}^2 \cdot \frac{1}{V_{cp}} \cdot 2D_1 \hat{d}_1 - D_1 \hat{v}_{ac}^2 \frac{1}{V_{cp}^2} \hat{v}_{cp} \right] \\
  &\approx \frac{2I_p}{V_{ac}} \hat{v}_{ac} + \frac{2I_p}{D_1} \hat{d}_1 - \frac{I_p}{V_{cp}} \hat{v}_{cp} = g_f \hat{v}_{ac} + k_f \hat{d}_1 - g_v \hat{v}_{cp}
\end{aligned}
\]

With KCL and KVL, transfer function of duty cycle to output voltage can be derived as (2.28). The corresponding coefficients are shown in (2.29).
\[ g_i = \frac{D_i^2}{2 \cdot L_1 \| L_2 \cdot f_s \|} = \frac{I_a}{V_{ac}} = \frac{V_o^2}{V_{in} \cdot R_o} \]

\[ k_i = \frac{2 D V_{ac}}{2 \cdot L_1 \| L_2 \cdot f_s \|} = \frac{2 I_a}{D_i} = \frac{D_i V_{in}}{L_1 \| L_2 \cdot f_s \|} \]

\[ g_f = \frac{D_i^2 \cdot \frac{1}{V_{cp}} \cdot 2 V_{ac}}{2 \cdot L_1 \| L_2 \cdot f_s \|} = \frac{2 \cdot V_o}{V_{in} \cdot R_o} \]

\[ k_0 = \frac{V_{ac} \cdot \frac{1}{V_{cp}} \cdot 2 D_i}{2 \cdot L_1 \| L_2 \cdot f_s \|} = \frac{2 \cdot I_p}{D_i} = \frac{V_{in}^2 \cdot D_i}{V_o \cdot L_1 \| L_2 \cdot f_s \|} \]

\[ g_o = \frac{D_i^2 V_{ac} \cdot \frac{1}{V_{cp}^2}}{2 \cdot L_1 \| L_2 \cdot f_s \|} = \frac{1}{R_o} \]

\[ \frac{\dot{V}_o}{d_1} = \frac{N(s)}{D(s)} \]  

\[ N(s) = R_L \cdot (s \cdot C_o \cdot esr + 1) \cdot (b_3 \cdot s^3 + b_2 \cdot s^2 + b_1 \cdot s + b_0), \]

\[ D(s) = (a_4 \cdot s^4 + a_3 \cdot s^3 + a_2 \cdot s^2 + a_1 \cdot s + a_0) \]

\[ b_3 = C_x L_4 L_2 \left( g_i \cdot k_o - g_f \cdot k_i - g_o \cdot k_i \right) \]

\[ b_2 = C_x \left( L_1 + L_2 \right) k_o \]

\[ b_1 = L_1 \left( g_i \cdot k_o - g_f \cdot k_i \right) \]

\[ b_0 = k_o \]

\[ a_4 = C_o C_x L_1 L_2 \left[ (R_L + esr) (g_i + g_f + g_o) + g_i g_o \cdot esr \cdot R_o \right] \]

\[ a_3 = C_o C_x L_1 \left( g_i + g_f + g_o + g_i g_o \cdot R_o \right) + C_o \cdot \left( (R_o + esr) (C_x L_1 + C_x L_2 + L_1 L_2 g_i + g_o) + C_x \cdot esr \cdot R_o \cdot g_o (L_1 + L_2) \right) \]

\[ a_2 = \left[ C_x L_1 + C_x L_2 + L_1 L_2 g_i + g_o \right] + C_o \left[ (L_1 g_i + L_2 g_o + R_o C_x \left( L_1 + L_2 \right) \right] g_o \]

\[ + C_o \left( (L_1 g_i + L_2 g_o) (R_o + esr) + R_o \cdot esr \cdot L_1 g_i g_o \right) \]

\[ a_1 = \left( L_1 g_i + L_2 g_o + R_o L_1 g_i g_o \right) + C_o (R_o + esr) + R_o \cdot C_o \cdot esr \cdot g_o \]

\[ a_0 = 1 + R_o g_o \]
2.3 Model Validation

Simulation circuits in SIMPLIS are built to verify both the DC steady state and small signal dynamic characteristics of the derived model as shown in Figure 2.6. Three sets of parameters are used to show the impact from non-negligible voltage ripple of intermediate capacitor and equivalent series resistance of output capacitor. Parameters and electrical specification of the SEPIC converter are listed in TABLE 2.1.

**TABLE 2.1 DC-DC SEPIC simulation parameters**

<table>
<thead>
<tr>
<th></th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage $V_{\text{in}}$ (V)</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>Output Voltage $V_{\text{o}}$ (V)</td>
<td><strong>100</strong></td>
<td><strong>100</strong></td>
<td><strong>50</strong></td>
</tr>
<tr>
<td>Power $P_{\text{o}}$ (W)</td>
<td>1000</td>
<td>1000</td>
<td>1000</td>
</tr>
<tr>
<td>Switching Frequency (kHz)</td>
<td>100</td>
<td>100</td>
<td>100</td>
</tr>
<tr>
<td>Component</td>
<td>Value 1</td>
<td>Value 2</td>
<td>Value 3</td>
</tr>
<tr>
<td>----------------------------</td>
<td>---------</td>
<td>---------</td>
<td>---------</td>
</tr>
<tr>
<td>Inductor L₁ (µH)</td>
<td>168</td>
<td>168</td>
<td>168</td>
</tr>
<tr>
<td>Inductor L₂ (µH)</td>
<td>4.2</td>
<td>4.2</td>
<td>4.2</td>
</tr>
<tr>
<td>Capacitor C₁ (µF)</td>
<td>1</td>
<td>3000</td>
<td>3000</td>
</tr>
<tr>
<td>Capacitor C₀ (mF)</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Equivalent Series Resistance ESR (mΩ)</td>
<td>15</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>(2.24) Estimated Duty D₁</td>
<td>0.2863</td>
<td>0.2863</td>
<td>0.2863</td>
</tr>
<tr>
<td>Actual Duty D₁ in Simulation</td>
<td>0.2581</td>
<td>0.2861</td>
<td>0.2864</td>
</tr>
<tr>
<td>μ = D₁ / D₂ for averaged model</td>
<td>1</td>
<td>1</td>
<td>0.5</td>
</tr>
</tbody>
</table>

With (2.24), duty cycles are first calculated and inserted into the simulation circuits for transient analysis. Key waveforms for DC steady state are compared. As shown in Figure 2.7, comparing case #1 to case #2, when intermediate capacitor is small (case #1), the voltage ripple is non-negligible, the estimated duty-cycle from (2.24) is larger than required, which results inaccurate estimation for averaged current of the input inductor and output voltage. As the intermediate capacitance increases (case #2), the estimated duty-cycle becomes more accurate. Meanwhile, comparing case #2 to case #3, as the output current increases, with same ESR, the loss increases, and the duty increases. The simulation results well validate previous discussion with state-space averaging model.
(a) Case#1 Steady-State with Estimated Duty

(b) Case#1 Steady-State with Modified Duty
Figure 2.7 Comparison of key waveforms for steady state
Through the simulation results, while the PWM switch model is simple to derive the DC steady state value and voltage gain, the accuracy of PWM switch model relies on an assumption of small voltage ripple on capacitor. If the voltage ripple is large enough, in another words, if the resonant frequency formed by inductor and capacitor loop is comparable to the switching frequency, the PWM switch model would be not accurate for steady state estimation. For the impact from ESR, equivalent resistor should be inserted into the PWM switch as the same way for CCM, and then the ESR impact could be estimated.

![Simulation circuit diagram for AC analysis](image)

**Figure 2.8 Simulation circuit diagram for AC analysis**

With (2.28) and (2.29), small signal transfer function of active duty to output voltage can be calculated first, then corresponding bode plots are drawn and compared to the simulation results. The simulation circuit diagram for AC small signal analysis is shown in Figure 2.8. The comparison is shown in Figure 2.9.

From Figure 2.9, for case #1, when intermediate capacitor is small, the gain curve predicted from average model is slightly lower than simulation results, while the phase curve matches with simulation results until almost one third of the switching frequency. For case #2, since intermediate capacitor is large enough, both the gain curve and the phase curve predicted from averaged model exactly matches the simulation results until one third of the switching frequency. Thus the derived average model is valid.
Further analysis for the transfer function of active duty cycle to output voltage indicates the system is still fourth order. Four poles include two LHP (left half plane) real poles and a pair of LHP complex poles; four zeroes include one LHP ESR real zero, one
RHP real zero and a pair of RHP complex zeroes [18]. All the poles and zeros can be obtained through numerical method by solving (2.28) and (2.29).

At low frequency region, the dominating low frequency LHP real pole $s_{p1}$, which can be estimated with (2.30), makes the system behave like a first order system. Corresponding low frequency gain can be estimated with (2.31). Another single LHP real pole $s_{p2}$ is shown in (2.33), whose frequency is close to or even higher than switching frequency. The ESR real LHP zero is also shown in (2.32).

The LHP complex poles and RHP complex zeroes are close to each other; the corresponding corner frequency can be approximated with $\omega_o$ [18], which is majorly determined by the intermediate capacitor and the two inductors. Increasing capacitance would result these LHP complex poles and RHP complex zeroes move towards lower frequency region, which can be observed from the bode plot of case #1 and #2. Together, the LHP complex poles and RHP complex zeroes result 360 degree phase drop within a narrow frequency range around the corner frequency $\omega_o$. When the intermediate capacitor is large, the phase drop occurs in a quite stiff way; when the intermediate capacitor is small, the phase drop occurs in a relatively mild way.

$$s_{p1} = \frac{2}{R_o \cdot C_o}$$  \hspace{1cm} (2.30)

$$Gain = \frac{V_s}{2} \cdot \sqrt{\frac{2 \cdot R_o}{L_1 \cdot L_2 \cdot f_{sw}}}$$  \hspace{1cm} (2.31)

$$s_{c1} = \frac{1}{C_o \cdot esr}$$  \hspace{1cm} (2.32)

$$s_{p2} = \frac{2 \cdot f_{sw}}{(D_1 + D_2)^2} \geq 2 \cdot f_{sw}$$  \hspace{1cm} (2.33)

$$\omega_o = \frac{1}{\sqrt{C_{tot} \cdot L_{tot}}}, \; C_{tot} = \frac{C_1 \cdot C_o}{C_1 + C_o}, \; L_{tot} = \frac{L_1 \cdot L_2}{L_1 + L_2}$$  \hspace{1cm} (2.34)
2.4 Applying Averaged Model for PFC Operation

2.4.1 Steady State Analysis for PFC Operation

The SEPIC PFC circuit diagram is shown in Figure 2.10. With the diode bridge rectifier, the grid AC voltage is converted to DC voltage.

![SEPIC PFC diagram]

Figure 2.10 SEPIC PFC diagram

![Fluctuating input power of PFC]

Figure 2.11 Fluctuating input power of PFC
As illustrated in Figure 2.11, for PFC operation, since the input AC power is fluctuating in double line frequency while the output power is constant, the unbalanced power is stored in output capacitors. Since the output voltage is constant, assuming an equivalent time variant load \( r_o(t) \) can absorb all the fluctuating input power when the circuit operates at unity power factor, then the input and output power can be balanced for any time instant. With the equivalent time variant load \( r_o(t) \), the PFC circuit can be modeled as DC-DC circuit in any time instant [20] [21] [31].

Assuming the AC line voltage and input current can be expressed as (2.35) and (2.36), then the input AC power and the equivalent load can be derived as (2.37) and (2.38).

\[
v_{ac}(t) = \sqrt{2} \cdot V_{ac\_rms} \cdot \sin(\omega_{line} \cdot t) \quad (2.35)
\]

\[
I_{ac}(t) = \sqrt{2} \cdot I_{ac\_rms} \cdot \sin(\omega_{line} \cdot t) \quad (2.36)
\]

\[
P_{ac}(t) = V_{ac\_rms} \cdot I_{ac\_rms} \cdot [1 - \cos(2 \cdot \omega_{line} \cdot t)] = P_o - P_o \cdot \cos(2 \cdot \omega_{line} \cdot t) \quad (2.37)
\]

\[
r_o(t) = \frac{R_o}{2 \cdot \sin^2(\omega_{line} \cdot t)} \quad (2.38)
\]

For any time instant \( t = t_s \), by replacing \( R_o \) with \( r_o(t) \) in (2.18) (2.11) and (2.15), the duty cycle can be derived as (2.39).

\[
D_1(t) = \frac{V_o}{|v_{ac}(t)|} \cdot \sqrt{\frac{2 \cdot L_1 \cdot L_2}{r_o \cdot (L_1 + L_2) \cdot T_s}} = \frac{V_o}{V_{ac\_rms}} \cdot \sqrt{\frac{2 \cdot L_1 \cdot L_2}{R_o \cdot (L_1 + L_2) \cdot T_s}}, \quad (2.39)
\]

\[
D_2(t) = \sqrt{\frac{2 \cdot L_1 \cdot L_2}{r_o \cdot (L_1 + L_2) \cdot T_s}} = 2 \cdot \sqrt{\frac{L_1 \cdot L_2}{R_o \cdot (L_1 + L_2) \cdot T_s}} \cdot |\sin(\omega_{line} \cdot t)|
\]

The averaged input current within one switching cycle and current ripple can be derived as (2.40) and (2.41).
\[
\bar{I}_{ac}(t) = D_1(t) \cdot \left[ \Delta i_{l_1}(t) + \Delta i_{l_2}(t) \right] = \frac{D_1^2(t)}{2 \cdot L_1 f_s} \cdot v_{ac}(t) \quad (2.40)
\]

\[
\Delta i_{l_1} = \frac{D_1 T_s}{2} \cdot \frac{v_{ac}(t)}{L_1}, \quad \Delta i_{l_2} = \frac{D_1 T_s}{2} \cdot \frac{v_{ac}(t)}{L_2}
\quad (2.41)
\]

Based on DC-DC DCM boundary condition (2.19), DCM boundary condition for PFC can be derived by replacing \(V_g\) and \(R_o\) with \(v_{ac}(t)\) and \(r_o(t)\), which is shown in (2.42).

\[
\text{DCM} \quad D_1(t) + D_2(t) \leq 1 \Rightarrow \frac{L_1 \cdot L_2}{L_1 + L_2} \cdot f_{sw} \leq \frac{R_o}{4} \cdot \left( \sqrt{2} \cdot V_{ac_{rms}} \right)^2 \quad (2.42)
\]

From the expression of duty cycle and averaged current, if the operating frequency \(f_{sw}\) is constant, constant output voltage can be achieved with constant duty cycle \(D_1\); meanwhile, with constant duty cycle and constant switching frequency, the averaged input current in each switching cycle would be proportional to input AC line voltage. Thus when SEPIC converter is operated in DCM, with constant switching frequency and constant duty cycle, the PFC function can be achieved in voltage follower mode [21].

![Control diagram for DCM SEPIC PFC in voltage follower mode](image)

Figure 2.12 Control diagram for DCM SEPIC PFC in voltage follower mode
In voltage follower mode, the duty cycle no longer need to track the phase information of ac line voltage, instead, the duty cycle is constant when output voltage and load are constant. Thus the control loop can be implemented in a simple single voltage loop structure, which is shown in Figure 2.12.

2.4.2 Bode Plots of Control to Output Voltage for PFC Operation

According to the control to output small signal model derived in (2.28), with the equivalent load $r_o$, transfer function of control to output at any time instant can be derived for PFC circuit. For three cases $\omega_{line} \cdot t = 10^\circ, 45^\circ, 90^\circ$, the corresponding bode plots of control to output voltage are illustrated in Figure 2.13 and Figure 2.14.

![Bode Plots V_o = 60V](image)

Figure 2.13 PFC control to output bode plots with 60V output

\[
V_{ac,\text{rms}} = 120V \quad f_{sw} = 100kHz \\
C_o = 4mF \quad esr = 5m\Omega \\
C_1 = 2\mu F \quad L_1 = 168\mu H \quad L_2 = 4.2\mu H
\]
From Figure 2.14, for fixed output power, the DC gain for PFC is constant; lower output power results higher DC gain. Meanwhile, according to (2.30), within half line cycle, the low frequency pole is moving with the instant power. When the instant input power increases, the low frequency pole is moving towards higher frequency region. For the PFC operating in voltage follower mode, the bandwidth of voltage loop gain is required less than one tenth of double line frequency, which is much lower than the frequency of the LHP double pole and RHP double zero. Thus for PFC voltage loop compensator design, the control to output transfer function can be approximated with (2.43).

$$\frac{\hat{V}_o(s)}{\hat{d}(s)} = V_{ac\_rms} \cdot \sqrt{\frac{R_o}{2 \cdot L_1 \cdot L_2 \cdot f_{sw}}} \cdot \frac{1}{s \cdot R_o \cdot C_o \cdot V_{ac\_rms}^2} + \frac{1}{2 \cdot V_{ac\_rms}^2(t)} + 1$$  \hspace{1cm} (2.43)
Chapter 3:  
Coupled Inductors in DCM SEPIC PFC

In this chapter, based on the ripple steering concept, coupled inductors adopted in DCM SEPIC converter is analyzed. Based on the unique feature in SEPIC convert the two inductors share same voltage-seconds in each switching interval, the equivalent inductance model is derived. Simulation comparisons between circuits with equivalent inductances and de-coupled T model demonstrates the equivalent inductances model is valid in predicting both steady state and dynamic response of the DCM SEPIC converter with coupled inductors. From the equivalent inductance model, with well-designed coupling coefficient, the equivalent inductance can be amplified to couple times to self-inductance, thus same input current ripple can be achieved by a much smaller input inductor. Accordingly, a winding scheme in E-core for coupled inductors is analyzed and tested.

3.1 Coupled Inductors and Ripple Steering

The coupled inductors technique is widely used in power electronics circuits. In different circuits, adoption of coupled inductors may help in size and cost reduction, ripple reduction, stress reduction, and sometime help to achieve soft switching [28].

To analyze circuits include coupled inductors, coupled inductors need to be first modeled. For different circuits, mutual inductance model, decoupled T model or transformer with leakage model, as shown in Figure 3.1, can be used. All of these model maintains same relationship between the voltage and current of this two ports system where the two coupled inductors are connected to. In Figure 3.1, $L_1$, $L_2$ and $M$ denote self-inductance and mutual inductance; $n$ denotes winding turns ratio, equals to turns of No.1 inductor over the turns of No. 2 inductor, $L_{1,lk}$ and $L_{2,lk}$ denote physical leakage inductance formed by flux which is not coupled to the other inductor; when the coupled inductors are modeled as conventional transformer with equivalent lumped leakage inductance, the $N_{xl}$
denotes the equivalent voltage ratio, $L_{ll1}$ denotes the equivalent lumped leakage inductance in No.1 inductor side, and $L_{ml1}$ denotes the equivalent magnetizing inductance also in No. inductor side. The relationships between these quantities are shown in equations (3.1) ~ (3.3), in which $k_c$ denotes the coupling coefficient of the two coupled inductors.

\[
k_c = \frac{M}{\sqrt{L_1 \cdot L_2}} \quad \text{(3.1)}
\]

\[
n = \frac{N_1}{N_2}, \quad L_{1,\text{lk}} = L_1 - n \cdot M, \quad L_{2,\text{lk}} = L_2 - \frac{M}{n} \quad \text{(3.2)}
\]

\[
N_{x1} = k_c \cdot \sqrt{\frac{L_1}{L_2}}, \quad L_{M1} = L_1 \cdot k_c^2, \quad L_{MK1} = L_1 \cdot (1 - k_c^2) \quad \text{(3.3)}
\]

\[
\begin{align*}
v_1(t) &= L_1 \frac{di_1(t)}{dt} + M \frac{di_2(t)}{dt} \\
v_2(t) &= L_2 \frac{di_2(t)}{dt} + M \frac{di_1(t)}{dt}
\end{align*} \quad \text{(3.4)}
\]

With the model (a), (b) and (c), the relationship between the voltage and current in this two port system can be expressed as (3.4), (3.5) and (3.6).
\[
\begin{align*}
\begin{cases}
  v_1 &= (L_1 - M) \cdot \frac{di_1}{dt} + M \cdot \frac{d(i_1 + i_2)}{dt} \\
  v_2 &= (L_2 - M) \cdot \frac{di_2}{dt} + M \cdot \frac{d(i_1 + i_2)}{dt}
\end{cases} \quad (3.5)
\end{align*}
\]

\[
\begin{align*}
\begin{cases}
  v_1 &= L_{1,ik} \cdot \frac{di_1}{dt} + n \cdot M \cdot \frac{d \left( i_1 + \frac{i_2}{n} \right)}{dt} \\
  v_2 &= L_{2,ik} \cdot \frac{di_2}{dt} + M \cdot \frac{d \left( i_1 + \frac{i_2}{n} \right)}{dt}
\end{cases} \quad (3.6)
\end{align*}
\]

When coupled inductors technique is adopted to achieve current ripple steering in No.1 inductor, which means \( \lim_{\Delta t \to 0} \int_{t}^{t + \Delta t} \frac{di_1(t)}{dt} dt = \lim_{\Delta t \to 0} \Delta i_1 = \frac{di_1(t)}{dt} = 0 \), combined with (3.4), the ripple steering criterion can be derived as (3.7). Thus if the self-inductances and coupling coefficient meet this criterion, the current ripple in No.1 inductor can be eliminated.

\[
\lim_{\Delta t \to 0} \Delta i_1 = 0 \Rightarrow \lim_{\Delta t \to 0} \int_{t}^{t + \Delta t} \frac{v_1(t)}{v_2(t)} dt = \frac{M}{L_2} = k_c \cdot \sqrt{\frac{L_1}{L_2}} \quad (3.7)
\]

A more general coupled inductors filter building block can be adopted in all ripple steering circuits [26] [27], as shown in Figure 3.2. The filter include two coupled inductors and one filtering capacitor. The equivalent circuit with decoupled T model is also presented.

Figure 3.2 Coupled inductors filter building block
In this general coupled inductor filter block, the two port can be denoted as quiet port and noisy port [27]. Assuming the voltage at the noisy port consists of a DC component $V_{n,DC}$ and a superimposed AC ripple $v_{n,ac}$. Because the averaged voltage across inductors must be zero, the averaged DC component $V_{q,DC}$, $V_{n,DC}$ and $V_{cf,DC}$ would equal to each other. Assuming $C_f$ is large enough, which means the AC voltage ripple is small enough, then most of the AC voltage component $v_{n,AC}$ existing in the noise port would drop on the coupled inductor $L_2$. If the parameters of the coupled inductors meet the criteria shown in (3.7), ideally, zero current ripple can be achieved at the quiet port.

### 3.2 Ripple Steering in SEPIC Converter

The ripples steering phenomenon was originally investigated in Cuk Converters, but the same technique can be effectively applied to all converter topologies in which two or more inductors are fed by same or scaled voltage waveforms [29]. In SEPIC converter, which is shown in Figure 3.3, to study ripple steering, the voltage feeding into the two coupled inductors need to be studied first, which is listed in (3.8) ~ (3.10).

![Figure 3.3 SEPIC converter with coupled inductors](image)

1st Interval: $v_{L1}(t) = V_g$, $v_{L2}(t) = v_{c1}(t)$  \hspace{1cm} (3.8)

2nd Interval: $v_{L1}(t) = V_g - v_o(t) - v_{c1}(t)$, $v_{L2}(t) = -v_o(t)$  \hspace{1cm} (3.9)

3rd Interval: $v_{L1}(t) - v_{L2}(t) = V_g - v_{c1}(t)$  \hspace{1cm} (3.10)
When intermediate capacitor is infinite, which results zero voltage ripple, thus the voltage across the intermediate capacitor is exactly same as the input voltage. In this case, because voltage across the two coupled inductors are same in every interval, zero ripple can be achieved if parameters of coupled inductors meet the equation (3.11). In practical, with finite intermediate capacitor, although the averaged intermediate capacitor voltage is the same as the input voltage, due to the voltage ripple on intermediate capacitor, the voltage ratio between the two inductors is not constant, zero current ripple is impossible. From this point, larger intermediate capacitor would result smaller voltage ripple, which would make the practical circuit more close to the ideal ripple steering condition.

\[
\frac{v_{L1}(t)}{v_{L2}(t)} = 1 = \frac{M}{L_2} = k_c \cdot \sqrt{\frac{L_1}{L_2}}
\]  

(3.11)

### 3.3 Equivalent Non-Coupled Inductance Model

When the intermediate capacitor is large enough, the voltage ripple can be neglected, thus the voltage across the two coupled inductors equals to each other in three switching intervals. Inserting (3.12) into the mutual inductance model (3.4) results (3.13), by comparing with non-coupled case, the equivalent inductance model (3.14) can be derived.

\[
v_{L1}(t) = v_{L2}(t)
\]  

(3.12)

\[
\begin{align*}
\frac{di_{L1}}{dt} &= v_{L1}(t) \cdot \frac{L_2 - M}{L_1 \cdot L_2 - M^2} = v_{L1}(t) \left( L_1 \cdot \frac{1 - k_c^2}{1 - M/L_2} \right) \\
\frac{di_{L2}}{dt} &= v_{L2}(t) \cdot \frac{L_2 - M}{L_1 \cdot L_2 - M^2} = v_{L2}(t) \left( L_2 \cdot \frac{1 - k_c^2}{1 - M/L_1} \right)
\end{align*}
\]  

(3.13)

\[
\begin{align*}
L_{1,\text{equ}} &= L_1 \cdot \frac{1 - k_c^2}{1 - M/L_2} = L_1 \cdot \frac{1 - k_c^2}{1 - k_c \cdot \sqrt{L_1/L_2}} \\
L_{2,\text{equ}} &= L_2 \cdot \frac{1 - k_c^2}{1 - M/L_1} = L_2 \cdot \frac{1 - k_c^2}{1 - k_c \cdot \sqrt{L_1/L_2}}
\end{align*}
\]  

(3.14)
From this equivalent inductance model, it is clear when the mutual inductance $M$ is close to self-inductance $L_2$, the equivalent inductance $L_{1\_eq}$ can be amplified couple times to self-inductance $L_1$. The amplification ratio is determined by coupling coefficient and mutual inductance. From this point, the ripple steering is achieved through amplified equivalent inductor. With carefully designed coupling coefficient, self-inductance of input inductor is no longer need be large enough to limit the input current ripple, instead, the equivalent input inductor is supposed to be.

![Diagram](image)

**Figure 3.4 Ratio of equivalent inductance over self-inductance**

Based on this model, the amplifying ratio of equivalent inductor over self-inductor curves under different coupling conditions are illustrated in Figure 3.4. Since with higher
amplifying ratio, better input current ripple reduction can be achieved. The ripple steering effect could be quantified with this amplifying ratio \( L_{1\text{,equ}}/L_1 \). From the curves in Figure 3.4, to achieve same amplifying ratio, with larger coupling coefficient, the ratio between self-inductances \( L_1/L_2 \) should be smaller.

**Figure 3.5 Normalized equivalent inductances based on \( L_2 \)**

Considering the upper limit for the parallel equivalent inductances \( L_{1\text{,equ}}||L_{2\text{,equ}} \) is set by DCM boundary condition (2.19(2.19)) and large \( L_{1\text{,equ}} \) is preferred for low input current ripple, thus \( L_{1\text{,equ}}/L_{2\text{,equ}} \) must be larger than one. From Figure 3.5, only when the self-inductance ratio \( L_1/L_2 \) is larger than one, the equivalent inductance ratio \( L_{1\text{,equ}}/L_{2\text{,equ}} \) is larger than one. In the region where \( L_1/L_2 \) is larger than unity, as \( L_1/L_2 \) increases, \( L_{1\text{,equ}}/L_2 \)
increases, $L_{2,\text{equ}}/L_2$ is approaching unity. Thus with fixed self-inductance $L_2$, increasing self-inductance $L_1$ would result larger amplify ratio $L_{1,\text{equ}}/L_1$.

To design the coupled inductors for SEPIC converter, the equivalent inductance $L_{1,\text{equ}}$ and $L_{2,\text{equ}}$ could be first designed based on corresponding specification. According to (3.15), self-inductance $L_1$ and $L_2$ can be solved with certain coupling coefficient $k_c$ and the designed equivalent inductance $L_{1,\text{equ}}$ and $L_{2,\text{equ}}$.

From Figure 3.6, to achieve same equivalent inductance $L_{1,\text{equ}}$ and $L_{2,\text{equ}}$, the coupled inductors can be implemented with either high coupling coefficient or low coupling coefficient. With higher coupling coefficient, the required self-inductance $L_1$ is lower.

\[
\lambda = \frac{L_{1,\text{equ}}}{L_{2,\text{equ}}} - 1 \Rightarrow \begin{cases} 
L_1 = \frac{L_{1,\text{equ}}}{1 - k_c^2} \left[1 - k_c \cdot \frac{\sqrt{k_c^2 \cdot \lambda^2 + 4 \cdot (\lambda + 1) - k_c \cdot \lambda}}{2}\right] \\
L_2 = \frac{L_{2,\text{equ}}}{1 - k_c^2} \left[1 - \frac{2 \cdot k_c}{\sqrt{k_c^2 \cdot \lambda^2 + 4 \cdot (\lambda + 1) - k_c \cdot \lambda}}\right]
\end{cases}
\]  

(3.15)

Compared with loosely coupled case, tightly coupled implementation requires accurate control on $L_1/L_2$. Tiny variation of $L_1/L_2$ may result large variation on $L_{1,\text{equ}}/L_{2,\text{equ}}$. Because the ratio of output inductor current ripple magnitude to input inductor current ripple magnitude equals to $L_{1,\text{equ}}/L_{2,\text{equ}}$, thus tiny variation of $L_1/L_2$ would result noticeable different current ripple. For $L_{1,\text{equ}}/L_{2,\text{equ}}$ in the range from 10 to 160, the required $L_1/L_2$ ratio is around 1.1. Considering the two windings are implemented with toroid shape core or wound around same pillar of E shape core, because $L_1/L_2$ is proportional to $N_1^2/N_2^2$, to achieve 1.1 inductance ratio, turns number of both windings should be at least larger than 20. Due to turns numbers are integral, higher accuracy on $L_1/L_2$ require even larger number of turns. From this point view, implementation with relatively low coupling coefficient would be better choice.
Figure 3.6 Coupling coefficient impact on equivalent inductance ratio
To investigate the circuit behavior difference of DCM SEPIC converter between coupled inductors case and non-coupled inductors with equivalent inductances case, simulation circuits shown in Figure 3.7 are built to compare both steady-state and small-signal characteristics. The two SEPIC converters are driven by same PWM signal. Decoupled T model is inserted into the SEPIC converter with coupled inductors, while equivalent non-coupled inductors are inserted into the other SEPIC converter. The corresponding parameters are listed in TABLE. 3.1.

Figure 3.7 Simulation diagram for equivalent inductors in SEPIC
### TABLE. 3.1 Simulation parameters for equivalent inductor model

<table>
<thead>
<tr>
<th>Parameter</th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
<th>#4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage $V_{in}$ (V)</td>
<td></td>
<td></td>
<td></td>
<td>100</td>
</tr>
<tr>
<td>Output Voltage $V_o$ (V)</td>
<td></td>
<td></td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>Power $P_o$ (W)</td>
<td></td>
<td></td>
<td>1000</td>
<td></td>
</tr>
<tr>
<td>Switching Frequency (kHz)</td>
<td></td>
<td></td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>Equivalent Inductor $L_{1_equiv}$ (µH)</td>
<td></td>
<td></td>
<td>133</td>
<td></td>
</tr>
<tr>
<td>Equivalent Inductor $L_{2_equiv}$ (µH)</td>
<td></td>
<td></td>
<td>5.2</td>
<td></td>
</tr>
<tr>
<td>Coupled Inductor $L_1$ (µH)</td>
<td>27.3</td>
<td>5.46</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Coupled Inductor $L_2$ (µH)</td>
<td>5.0</td>
<td>4.97</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Mutual Inductance $M$ (µH)</td>
<td>4.1</td>
<td>4.95</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Equivalent Inductor $L_r$ (µH)</td>
<td>29.2</td>
<td>0.51</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Coupling Coefficient $k_c$</td>
<td>0.35</td>
<td>0.95</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Capacitor $C_1$ (µF)</td>
<td>1</td>
<td>10</td>
<td>10</td>
<td>100</td>
</tr>
<tr>
<td>Capacitor $C_o$ (mF)</td>
<td></td>
<td></td>
<td></td>
<td>4</td>
</tr>
<tr>
<td>Equivalent Series Resistance $ESR$ (mΩ)</td>
<td></td>
<td></td>
<td></td>
<td>15</td>
</tr>
<tr>
<td>Duty $D_1$ in Simulation</td>
<td></td>
<td></td>
<td>0.3187</td>
<td></td>
</tr>
</tbody>
</table>
(a) Case #1 Low Coupling $kc = 0.35$, Intermediate Capacitor $C_1 = 1\mu F$

- $V_{c1_{pk-pk}} = 89.7V$
- $i_{Q1_{pk-pk}} = 71A$
- $i_{D1_{pk-pk}} = 71A$
- $i_{in_{pk-pk}} = 2.38A$
- $v_{c1} = 120V$

(b) Case #2 Low Coupling $kc = 0.35$, Intermediate Capacitor $C_1 = 10\mu F$

- $V_{c1_{pk-pk}} = 7.5V$
- $i_{Q1_{pk-pk}} = 64A$
- $i_{D1_{pk-pk}} = 64A$
- $i_{in_{pk-pk}} = 2.38A$
- $v_{c1} = 108V$
(c) Case #3 High Coupling $k_c = 0.95$, Intermediate Capacitor $C_1 = 10\mu F$

(d) Case #4 High Coupling $k_c = 0.95$, Intermediate Capacitor $C_1 = 100\mu F$

Figure 3.8 Steady state comparison for different coupling $k_c$ and capacitor $C_1$
From Figure 3.8, for all the four cases, the non-coupled equivalent inductance model accurately predicts the current stress in the main switch and output diode.

From Figure 3.8 (a) and (b), under low coupling condition, coupling coefficient $k_c$ is 0.35, when intermediate capacitance is large enough (case #2), the steady state waveforms of coupled inductors case are almost same as non-coupled inductors case. Thus the equivalent inductances model is accurate to predict steady state characteristics for SPEIC converter with coupled inductors. When intermediate capacitance is small (case #1), the ripple steering effect would be deteriorated. Comparing the voltage ripple on intermediate capacitor and input current ripple in (a) and (b), while one tenth smaller capacitance results more than ten times larger voltage ripple on intermediate capacitor, the input current ripple increases from 2.38A to 3.38A. Although the input current ripples do not show dramatic increase, smaller intermediate capacitance results in inaccuracy of the equivalent inductances model.

For Figure 3.8 (c) and (d), under high coupling condition, coupling coefficient $k_c$ is 0.95, same phenomenon can be observed. Meanwhile, considering the voltage ripple on intermediate capacitor and input current ripple in (b), (c) and (d), although in case #4 the voltage ripple on intermediate capacitor is less than 1V, compared to non-coupled case, the input current ripple of coupled inductors case is 3.88A, which is higher than 2.38A. Thus to achieve same input current ripple with same equivalent inductances, coupled inductors with high coupling coefficient requires much higher intermediate capacitance compared to low coupling case.

The impact from intermediate capacitor can be explained with the equivalent circuit shown in Figure 3.9. Equivalent circuit (b) is derived by inserting decoupled T model into circuit (a). With Y-Δ transformation, circuit (c) is derived. Compare (c) to SEPIC converter with non-coupled inductors diagram, the only difference is the inductor $L_r$ (3.16), which is connected across input source and intermediate capacitor. Since the voltage across $L_r$ is the voltage ripple of intermediate capacitor, the resonant current flowing through $L_r$ would change the input current shape, which results increased input current ripple. With higher coupling coefficient $k_c$, the inductance of $L_r$ is lower, thus larger intermediate capacitance
is required to limit the current flowing through this inductor. From this point, the intermediate capacitance can be designed based on limitation on current flowing through this equivalent inductor. Corresponding criterion is derived in (3.17), (3.18) and (3.19).

\[ L_r = \frac{L_1 L_2 - M^2}{M} \]  

\[ (3.16) \]

Figure 3.9 Equivalent circuit of SEPIC converter with coupled inductors
\[
\Delta v_{c1} \approx \frac{1}{C_1} \frac{1}{2} \frac{V_{in}}{L_{2_{equ}}} (D_1 \cdot T_s)^2
\]  

(3.17)

\[
\Delta i_{Lr} = \frac{\Delta v_{c1}}{2\pi f_{sw} L_r} \leq k_{rr} \cdot \Delta i_{L_{equ}} = k_{rr} \cdot \frac{V_{in}}{L_{L_{equ}}} \cdot D_1 \cdot T_s, \quad 0 < k_{rr} \leq 1
\]  

(3.18)

\[
C_1 \geq \frac{L_{L_{equ}}}{L_{2_{equ}}} \cdot \frac{1}{L_r \cdot k_{rr}} \cdot \frac{D_1}{4\pi \cdot f_{sw}^2}
\]  

(3.19)

In (3.17), the peak to peak voltage ripple of intermediate capacitor is estimated based on current waveform shown in Figure 2.4. By introducing a ratio \(k_{rr}\) between current ripple of inductors \(L_r\) and \(L_{L_{equ}}\) in (3.18), the capacitance design criterion can be derived as (3.19). Since input current is the sum of current flowing through the two inductors, small \(k_{rr}\) means the current flowing through inductor \(L_r\) is negligible compared to the ripple current of inductor \(L_{L_{equ}}\), the steady state characteristics of coupled inductors can be predicted by the equivalent inductance model.

With (3.19) and the given parameters in TABLE 3.1, if \(k_{rr}\) is selected as 1, the intermediate capacitance should be larger than 2.2 \(\mu\)F when coupling coefficient is 0.35; and the intermediate capacitance should be larger than 122 \(\mu\)F when coupling coefficient is 0.95.

With the given parameters listed in TABLE 3.1, for case #2 and case #4, simulation circuits shown in Figure 3.10 are built to investigate the difference of control to output small signal transfer function \(\frac{v_o(s)}{d_i(s)}\) between coupled inductors case and non-coupled inductors case. The equivalent inductances of the coupled inductors are used in non-coupled circuit. The corresponding bode plots from the simulation are shown in Figure 3.11.

For low coupling case, as shown in Figure 3.11 (a), adoption of the coupled inductors doesn’t change the gain curve, only changes the phase curve. The LHP complex poles and RHP complex zeros are moved towards higher frequency region.

52
Figure 3.10 Simulation circuit for comparison of control to output bode plots

(a) Case #2 Low Coupling $k_c = 0.35$, Intermediate Capacitor $C_1 = 10\mu F$
(b) Case #4 High Coupling $kc = 0.95$, Intermediate Capacitor $C1 = 100\mu F$

Figure 3.11 Bode plots comparison for case #2 and case #4

For high coupling case, as shown in Figure 3.11 (b), again, adoption of the coupled inductors doesn’t change the gain curve, only changes the phase curve. An interesting phenomenon is the LHP complex poles and RHP complex zeros are eliminated compared with non-coupled case. In low frequency region, the system behaves like a simple first order system with one low frequency pole, the ESR zero and the RHP zero together make the phase stays above -90 degree, and the final high frequency LHP pole drops the phase to -180 degree. The system order is reduced from four to two.

To summarize, the major benefit of coupling the two inductor in a DCM SEPIC converter is the larger equivalent input inductances can be achieved with relatively smaller self-inductances, which is usually referenced as ripple steering effects. With coupled inductors, the required intermediate capacitance increases with the coupling coefficient. In frequency domain, for the control to output small signal transfer function, the coupled inductors would not change gain curves of the system. In low frequency region, system response stays same since the low frequency single pole is irrelevant with either the inductors or the intermediate capacitor. For higher frequency region, the coupled inductors increases the corner frequency of the LHP complex poles and RHP complex zeros.
Meanwhile, highly coupled inductors can almost eliminate the LHP complex double pole and the RHP complex double zeros, thus reduce the system order from four to two.

### 3.4 Winding Scheme for Coupled Inductors

From above analysis, the ripple steering can be achieved with coupled inductors under either high coupling condition or low coupling condition. Consider implementing the two coupled inductors in an E shape ferrite core, the general winding scheme for both high coupling and low coupling is illustrated in Figure 3.12.

![Winding Scheme for Coupled Inductors](image)

**Figure 3.12 Coupled inductors winding scheme for low coupling coefficient**

For the E shape core, winding can be placed around the center pillar or side pillar. For the two inductors, when only center pillar is used, the coupling coefficient could be high; while only side pillars are used, the coupling coefficient can be relatively low. As shown in Figure 3.12, assume the two inductors’ winding are wound on both center pillar and side pillar, then four different windings with turns number $N_{1a}$, $N_{1c}$, $N_{2b}$ and $N_{2c}$ can
be found in this configuration. Each inductor are composed by one winding on center pillar and another winding on side pillar. When $N_{1c}$ and $N_{2c}$ are zero, only side pillars are utilized, which results the low coupling configuration. On the contrary, zero $N_{1a}$ and $N_{2b}$ would result high coupling configuration. With corresponding reluctances model and superposition principle, the self-inductances and mutual inductance of these four windings can be estimated. Based on the connection of these four windings, the self-inductances and mutual inductance of the two inductor can be extracted.

As shown in Figure 3.12, the cross section area of center pillar and side pillar are denoted as $A_{e}$ and $A_{e}/2$; the length of the vertical and horizontal segments are denoted as $l_{x}$ and $l_{y}$; and the relative permeability of the ferrite core is denoted as $\mu$; and the three gap distance are denoted as $g_{a}$, $g_{b}$ and $g_{c}$, assume all of them equal to $g_{p}$. With all these parameters and neglecting both the leakage flux and the fringing effect, the reluctance $R_{x}$, $R_{ya}$, $R_{yb}$, $R_{yc}$ and $R_{g}$ can be calculated by (3.20) and (3.21).

$$R_{x} = \frac{2 \cdot l_{x}}{\mu_{0} \cdot \mu \cdot A_{e}}, \quad R_{yc} = \frac{l_{y}}{\mu_{0} \cdot \mu \cdot A_{e}} = R_{ya} = R_{yb} = \frac{2 \cdot l_{y}}{\mu_{0} \cdot \mu \cdot A_{e}} = 2 \cdot R_{y},$$

(3.20)

$$R_{gc} = \frac{g_{p}}{\mu_{0} \cdot A_{e}} = R_{g}, \quad R_{ga} = R_{gb} = \frac{2 \cdot g_{p}}{\mu_{0} \cdot A_{e}} = 2 \cdot R_{g}$$

(3.21)

$$\Phi_{a,1a} = \frac{3 \cdot R_{g} + 6 \cdot R_{y} + 2 \cdot R_{x}}{(2 \cdot R_{g} + 4 \cdot R_{y} + 2 \cdot R_{x}) \cdot (4 \cdot R_{g} + 8 \cdot R_{y} + 2 \cdot R_{x})} \cdot N_{1a} \cdot I_{1}$$

(3.22)

$$\Phi_{c,1a} = \frac{1}{(4 \cdot R_{g} + 8 \cdot R_{y} + 2 \cdot R_{x})} \cdot N_{1a} \cdot I_{1}$$

(3.23)

$$\Phi_{b,1a} = \frac{R_{x} + 2 \cdot R_{y}}{(2 \cdot R_{g} + 4 \cdot R_{y} + 2 \cdot R_{x}) \cdot (4 \cdot R_{g} + 8 \cdot R_{y} + 2 \cdot R_{x})} \cdot N_{1a} \cdot I_{1}$$

(3.24)

From equivalent reluctance circuit model and superposition principle, the flux generated by any one of the four windings in each branches can be calculated. Taking winding 1a as an example, the flux generated by winding 1a in three branches can be calculated as (3.22), (3.23) and (3.24).
Then the self-inductances and mutual inductances of the four windings can be calculated as (3.25) ~ (3.31).

\[
L_{1a} = N_{1a} \cdot \frac{\Phi_{a_{-1},1}}{I_1}, \quad L_{1c} = N_{1c} \cdot \frac{\Phi_{c_{-1},c}}{I_1}, \quad L_{2b} = N_{2b} \cdot \frac{\Phi_{b_{-2},b}}{I_2}, \quad L_{2c} = N_{2c} \cdot \frac{\Phi_{c_{-2},c}}{I_2}
\]

(3.25)

\[
M_{1a,1c} = N_{1a} \cdot \frac{\Phi_{a_{-1},c}}{I_1} = M_{1c,1a} = N_{1c} \cdot \frac{\Phi_{c_{-1},a}}{I_1}
\]

(3.26)

\[
M_{1a,2c} = N_{1a} \cdot \frac{\Phi_{a_{-1},c}}{I_1} = M_{2c,1a} = N_{2c} \cdot \frac{\Phi_{c_{-1},a}}{I_1}
\]

(3.27)

\[
M_{1a,2b} = N_{1a} \cdot \frac{\Phi_{a_{-1},b}}{I_2} = M_{2b,1a} = N_{2b} \cdot \frac{\Phi_{b_{-1},a}}{I_1}
\]

(3.28)

\[
M_{1c,2c} = N_{1c} \cdot \frac{\Phi_{c_{-2},c}}{I_2} = M_{2c,1c} = N_{2c} \cdot \frac{\Phi_{c_{-1},c}}{I_1}
\]

(3.29)

\[
M_{1c,2b} = N_{1c} \cdot \frac{\Phi_{c_{-2},b}}{I_2} = M_{2b,1c} = N_{2b} \cdot \frac{\Phi_{b_{-1},c}}{I_1}
\]

(3.30)

\[
M_{2c,2b} = N_{2c} \cdot \frac{\Phi_{c_{-2},b}}{I_2} = M_{2b,2c} = N_{2b} \cdot \frac{\Phi_{b_{-2},c}}{I_2}
\]

(3.31)

With voltage and current relationship between two coupled inductors, the final self-inductance and mutual inductance for inductor #1 and inductor #2 can be calculated according to (3.32), (3.33) and (3.34).

\[
L_1 = L_{1a} + L_{1c} + 2 \cdot M_{1a,1c}
\]

(3.32)

\[
L_2 = L_{2b} + L_{2c} + 2 \cdot M_{2b,2c}
\]

(3.33)

\[
M_{12} = M_{1a,2b} + M_{1a,2c} + M_{1c,2c} + M_{1c,2b}
\]

(3.34)

The total flux and flux density in each branch of the core could be calculated based on (3.35), (3.36) and (3.37).

57
\[
\Phi_a = \Phi_{a\_1a} + \Phi_{a\_1c} + \Phi_{a\_2c} + \Phi_{a\_2b}, \quad B_a = \frac{2 \cdot \Phi_a}{A_e} \tag{3.35}
\]

\[
\Phi_{lc} = \Phi_{2c} = \Phi_{c\_1a} + \Phi_{c\_1c} + \Phi_{c\_2c} + \Phi_{c\_2b}, \quad B_c = \frac{\Phi_c}{A_e} \tag{3.36}
\]

\[
\Phi_b = \Phi_{b\_1a} + \Phi_{b\_1c} + \Phi_{b\_2c} + \Phi_{b\_2b}, \quad B_b = \frac{2 \cdot \Phi_b}{A_e} \tag{3.37}
\]

Based on the reluctance model, four sets of calculation result are listed in TABLE. 3.2. The parameters are based on E65/32/27 ferrite core with material 3C95; 3 mm gap distance in all three pillars are assumed.

TABLE. 3.2 Calculated inductances for several winding configurations

<table>
<thead>
<tr>
<th></th>
<th>#1</th>
<th>#2</th>
<th>#3</th>
<th>#4**</th>
</tr>
</thead>
<tbody>
<tr>
<td>L1 Side Pillar Turn Number N1a</td>
<td>0</td>
<td>7</td>
<td>9</td>
<td>19</td>
</tr>
<tr>
<td>L1 Center Pillar Turn Number N1c</td>
<td>10</td>
<td>7</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>L2 Center Pillar Turn Number N2c</td>
<td>0</td>
<td>3</td>
<td>4</td>
<td>0</td>
</tr>
<tr>
<td>L1 Side Pillar Turn Number N2b</td>
<td>7</td>
<td>5</td>
<td>3</td>
<td>7</td>
</tr>
<tr>
<td>Self-Inductance L1 (µH)</td>
<td>11.1</td>
<td>14.9</td>
<td>12.5</td>
<td>29.9</td>
</tr>
<tr>
<td>Self-Inductance L2 (µH)</td>
<td>4.1</td>
<td>4.7</td>
<td>3.8</td>
<td>4.1</td>
</tr>
<tr>
<td>Mutual Inductance M (µH)</td>
<td>3.9</td>
<td>4.5</td>
<td>3.7</td>
<td>3.6</td>
</tr>
<tr>
<td>Coupling Coefficient kc</td>
<td>0.58</td>
<td>0.54</td>
<td>0.53</td>
<td>0.33</td>
</tr>
<tr>
<td>Equivalent Inductance L1_{equ} (µH)</td>
<td>170.1</td>
<td>198.3</td>
<td>224.5</td>
<td>257.2</td>
</tr>
<tr>
<td>Equivalent Inductance L2_{equ} (µH)</td>
<td>4.1</td>
<td>4.8</td>
<td>3.9</td>
<td>4.1</td>
</tr>
<tr>
<td>Equivalent Inductance Lr (µH)</td>
<td>7.7</td>
<td>11.3</td>
<td>9.3</td>
<td>29.7</td>
</tr>
</tbody>
</table>

**In case #4, the polarity should be reverse**
Chapter 4:
System Design and Implementation

In this chapter, the power stage parameters design considerations for 1 kW SEPIC power factor correction circuit are presented. Based on DCM operation boundary, maximum input current ripple specification and selected switching frequency, design criteria on inductances of the two inductor and capacitance of the intermediate capacitor and output capacitor are discussed. With all the power stage parameters, the control to output small signal transfer function is derived based on discussion in Chapter 2; a simple PI compensator is designed accordingly. To attenuate the third harmonic components in input current, which is induced by double line ripple of output voltage, a notch filter is inserted in the control loop. The design consideration for the notch filter is also presented. At last, the design is verified by close-loop simulation.

4.1 Power Stage Parameters Design

The main specifications of the SEPIC PFC are listed in TABLE. 4.1.

**TABLE. 4.1 PFC specification**

<table>
<thead>
<tr>
<th>Specification</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input Voltage ( V_{in} ) (V rms)</td>
<td>120</td>
</tr>
<tr>
<td>Output Voltage ( V_o ) (V)</td>
<td>60 ~ 100</td>
</tr>
<tr>
<td>Maximum Power ( P_o ) (W)</td>
<td>1000</td>
</tr>
<tr>
<td>Switching Frequency (kHz)</td>
<td>100</td>
</tr>
<tr>
<td>Output Voltage Ripple Peak (Full Load)</td>
<td>20%</td>
</tr>
</tbody>
</table>
4.1.1 Inductances Design

Based on the analysis in previous chapters, for non-coupled inductors, steady state duty cycle (2.39), switching averaged input current (2.40), input current ripple (2.41) and DCM boundary condition (2.42) are summarized together as (4.2) ~ (4.5).

\[ v_{ac}(t) = \sqrt{2} \cdot V_{ac \_rms} \cdot \sin(\omega_{line} \cdot t) \]  \hspace{1cm} (4.1)

\[ D_1(t) = \frac{V_o}{V_{ac \_rms}} \cdot \frac{2 \cdot L_1 \cdot L_2}{R_o \cdot (L_1 + L_2) \cdot T_s} \]  \hspace{1cm} (4.2)

\[ I_{ac}(t) = \frac{D_1^2(t)}{2 \cdot L_1} \cdot L_2 \cdot f_{sw} \cdot v_{ac}(t) \]  \hspace{1cm} (4.3)

\[ \Delta i_{in \_pk}(t) = \Delta i_{L1 \_pk}(t) = D_1 T_s \cdot \frac{\sqrt{2} \cdot V_{ac \_rms} \cdot |\sin(\omega_{line} \cdot t)|}{L_1} \]  \hspace{1cm} (4.4)

\[ DCM \ D_1(t) + D_2(t) \leq 1 \Rightarrow \frac{L_1 \cdot L_2}{L_1 + L_2} \cdot f_{sw} \leq \frac{R_o}{4} \cdot \frac{\sqrt{2} \cdot V_{ac \_rms}^2}{\left(V_o + \sqrt{2} \cdot V_{ac \_rms}\right)^2} \]  \hspace{1cm} (4.5)

From (4.4), the input current ripple is proportional to square root of output power; the maximum appears when input voltage reaches the peak value. The ratio between input current ripple (\( pk-pk \)) and switching averaged input current is derived as (4.6). By defining the upper limit of this ratio under full load condition as \( K_r \), criterion (4.7) can be derived.

\[ \frac{\Delta i_{in \_pk}(t)}{I_{ac}(t)} = \frac{1}{L_1} \cdot \frac{1}{P_o} \cdot \frac{L_1 \cdot L_2}{(L_1 + L_2) \cdot f_s} \cdot \sqrt{2} \cdot V_{ac \_rms} \leq K_r \]  \hspace{1cm} (4.6)

\[ \frac{L_1}{L_2} \cdot (L_1 + L_2) \cdot f_s \geq \frac{\sqrt{2} \cdot V_{ac \_rms}}{K_r} \cdot \frac{1}{P_o} \]  \hspace{1cm} (4.7)
With the DCM and input current ripple ratio criteria, possible inductances combination is shown as the yellow region in Figure 4.1 for different $K_r$.

For proper inductances selection, two other factors should be considered. The first is the efficiency, second is the current ripple of the output inductor $L_2$ (4.9).

From efficiency point view, impact from inductances on the conduction loss of semiconductors and inductor windings should be considered. Because the current stress on
the main switch and output diode are determined by the paralleled inductance of $L_1$ and $L_2$, as shown in (4.8), larger paralleled inductance can reduce the conduction loss of switches. In Figure 4.1, although the input current ripple of combination A and C is same, the conduction loss in switches of combination A is less than combination C. For inductor copper loss, comparing the inductances combination A and B in Figure 4.1, because the output inductance $L_2$ and the paralleled inductance are almost same, the current ripple in switches and output inductance $L_2$ are almost same, the conduction loss on switches and copper loss of output inductance $L_2$ are almost same; for combination B, if the increased input inductances is achieved by increased numbers of winding turns, the conduction loss in $L_1$ would increases.

$$\Delta i_{Q1_{-pk}}(t) = \Delta i_{D1_{-pk}}(t) = \frac{2 \cdot V_o}{\sqrt{R_o \cdot f_s \cdot L_1 \| L_2}} \cdot |\sin(\omega_{line} \cdot t)| \quad (4.8)$$

$$\Delta i_{L2_{-pk}}(t) = \frac{2}{L_2} \cdot \sqrt{P_o \cdot \frac{L_1 \cdot L_2}{(L_1 + L_2) \cdot f_s}} \cdot |\sin(\omega_{line} \cdot t)| \quad (4.9)$$

From the efficiency point of view, the intersection of the two boundary would be the optimal design point. The two inductances are selected as (4.10), which is close to combination A. The corresponding $K_r$ is around $21\% \sim 25\%$.

$$L_1 = 130 \mu H \sim 170 \mu H, L_2 = 4.2 \mu H \sim 5.1 \mu H \quad (4.10)$$

### 4.1.2 Inductors Implementation

For PFC operation, the average current flowing through the input inductors equals to input current, the average current flowing through output inductor equals to load current. When input voltage reaches the peak value, the average input current and current ripple in two inductors reach maximum; meanwhile, the instant power delivered to the output is two times to the average output power. To estimate current peak of the two inductor, conditions shown in (4.11) based on equivalent DC-DC converter are used. The calculated results are listed in TABLE. 4.2. The RMS value of the current can be extracted from simulation.
TABLE. 4.2 Estimated maximum current of two inductors for 1kW PFC

<table>
<thead>
<tr>
<th>Output Voltage (V)</th>
<th>60</th>
<th>100</th>
</tr>
</thead>
<tbody>
<tr>
<td>Duty Cycle D₁</td>
<td>0.249</td>
<td></td>
</tr>
<tr>
<td>Duty Cycle D₂</td>
<td>0.705</td>
<td>0.423</td>
</tr>
<tr>
<td>Inductance L₁ (µH)</td>
<td>170</td>
<td></td>
</tr>
<tr>
<td>Inductance L₂ (µH)</td>
<td>4.6</td>
<td></td>
</tr>
<tr>
<td>Average Current I₁ (A)</td>
<td>11.785</td>
<td></td>
</tr>
<tr>
<td>Peak to Peak Current Ripple Δi₁,₁_pk (A)</td>
<td>2.49</td>
<td></td>
</tr>
<tr>
<td>Peak Current I₁,₁_peak (A)</td>
<td>11.09</td>
<td>13.44</td>
</tr>
<tr>
<td>Average Current I₁,₂ (A)</td>
<td>33.33</td>
<td>20</td>
</tr>
<tr>
<td>Peak to Peak Current Ripple Δi₁,₂_pk (A)</td>
<td>92.01</td>
<td></td>
</tr>
<tr>
<td>Peak Current I₁,₂_peak (A)</td>
<td>81.41</td>
<td>81.06</td>
</tr>
<tr>
<td>Remaining Current I_r (A)</td>
<td>10.6</td>
<td>10.95</td>
</tr>
<tr>
<td>Line Cycle RMS Current I₁,₁_rms (A)</td>
<td>8.85</td>
<td></td>
</tr>
<tr>
<td>Line Cycle RMS Current I₁,₂_rms (A)</td>
<td>28.8</td>
<td>24.9</td>
</tr>
</tbody>
</table>

Based on the line cycle RMS value of inductor current, winding wires are selected. For inductor \( L₁ \), relatively conservative 650 circular mil per ampere rule is used, which results AWG#12. For inductor \( L₂ \), 450 circular mil per ampere rule is used, thus AWG#10 is selected.

Based on the peak current value, inductances and the selected wire gauge, with given maximum flux density \( B_{max} \), the minimum product of the cross section area and the window area can be estimated with (4.12). In which, \( W_A \) presents the window area of the
core, $A_e$ presents the cross section area, $A_w$ is the copper area of a single winding wire, $K_u$ is the window utilization ratio.

$$W_A \cdot A_e \geq \frac{A_u \cdot L \cdot I_{\text{max}}}{K_u \cdot B_{\text{max}}} \quad (4.12)$$

$$K_u = 0.4, \quad B_{\text{max}} = 0.16 \text{T} \quad (4.13)$$

$$W_{A_{-L1}} \cdot A_{e-L1} \geq 1.27 \times 10^{-7} \text{ m}^4, \quad W_{A_{-L2}} \cdot A_{e-L2} \geq 0.33 \times 10^{-7} \text{ m}^4$$

The minimum core area product (AP) for the two inductors is calculated under both 60 V output and 100 V output condition. The maximum results are shown in (4.13). With the dimension data from Ferroxcube, for non-coupled inductors implementation, the designed parameters for $L_1$ and $L_2$ are listed in TABLE. 4.3. The number of turns and gap distance are calculated based on (4.14) and (4.15).

$$n \approx \frac{L \cdot I_{\text{max}}}{A_e \cdot B_{\text{max}}} \quad (4.14)$$

$$l_g \approx \frac{\mu_0 \cdot L \cdot I_{\text{max}}^2}{B_{\text{max}}^2 \cdot A_e} \quad (4.15)$$

**TABLE. 4.3 Designed parameters of non-coupled inductors #1**

<table>
<thead>
<tr>
<th></th>
<th>L1</th>
<th>L2</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Designed Ferrite Core</strong></td>
<td>ETD54/28/19</td>
<td>ETD44/22/15</td>
</tr>
<tr>
<td><strong>Area Product $A_e \cdot W_A$ (m$^4$)</strong></td>
<td>$1.26 \times 10^{-7}$</td>
<td>$0.48 \times 10^{-7}$</td>
</tr>
<tr>
<td><strong>Wire Gauge (AWG)</strong></td>
<td>12</td>
<td>10</td>
</tr>
<tr>
<td><strong>Number of Turns</strong></td>
<td>54</td>
<td>14</td>
</tr>
<tr>
<td><strong>Estimated DC ESR (mΩ)</strong></td>
<td>28.1</td>
<td>3.7</td>
</tr>
<tr>
<td><strong>Estimated Total Gap distance (mm)</strong></td>
<td>6.1</td>
<td>9.4</td>
</tr>
<tr>
<td><strong>Material</strong></td>
<td>3C94</td>
<td></td>
</tr>
<tr>
<td>Flux Density Swing $\Delta B_{pk, pk} (T)$</td>
<td>0.028</td>
<td>0.175</td>
</tr>
<tr>
<td>------------------------------------------</td>
<td>-------</td>
<td>-------</td>
</tr>
<tr>
<td>Maximum Flux Density $B_{max} (T)$</td>
<td>0.151</td>
<td>0.154</td>
</tr>
</tbody>
</table>

For the coupled inductors design, the flux flowing inside the core is generated by the two inductors together. Considering the worst case, with the unity coupling coefficient, all the flux generated by one inductor is coupled to the other inductor. In this SEPIC design, since inductor current reach maximum at same time, the maximum flux would be the sum of maximum flux of the two inductor. Under this worst case assumption, the AP method can be modified as (4.16). When the two winding are symmetrical, the turns-ratio can be estimated with (4.17).

\[
W_A \cdot A_x \geq \left( \frac{N_1}{N_2} \cdot A_{w1} + A_{w2} \right) \cdot \frac{L_{1_{self}} \cdot I_{1_{max}} + L_{2_{self}} \cdot I_{2_{max}}}{K_u \cdot B_{max}} \cdot \left( \frac{N_2}{N_1} + 1 \right) \tag{4.16}
\]

\[
\frac{N_1}{N_2} = \sqrt[2]{\frac{L_{1_{self}}}{L_{2_{self}}}} \tag{4.17}
\]

According to Figure 3.6 and (3.15) in Chapter 3, (4.18) can be extracted. For the high coupling condition case, the minimum AP can be estimated with (4.19). Thus E65 is selected for coupled inductors implementation.

\[
\frac{L_{1_{self}}}{L_{2_{self}}} = 1.1031, \quad \frac{L_{2_{self}}}{L_2} \approx 1.316 \tag{4.18}
\]

\[
W_A \cdot A_x \geq 1.65 \times 10^{-7} m^4 \tag{4.19}
\]

For E65

\[
W_A \cdot A_x \approx 2.13 \times 10^{-7} m^4 \tag{4.20}
\]
Based the design procedure, E65/32/27 ferrite core with material 3C95 is selected as the core for coupled inductors. For comparison, separate inductors are also implemented with this core, as shown in Figure 4.2. Parameters for this implementation are listed in TABLE. 4.4 and TABLE. 4.5.

TABLE. 4.4 Measured parameters of non-coupled inductors #2

<table>
<thead>
<tr>
<th></th>
<th>$L_1$</th>
<th>$L_2$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Total Gap distance (mm)</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Number of Turns</td>
<td>26</td>
<td>4</td>
</tr>
<tr>
<td>Wire Gauge (AWG)</td>
<td>12</td>
<td>10</td>
</tr>
<tr>
<td>Inductance (µH)</td>
<td>171.2</td>
<td>4.58</td>
</tr>
<tr>
<td>DC ESR (mΩ)</td>
<td>20.3</td>
<td>3</td>
</tr>
<tr>
<td>Ferrite Core Size</td>
<td>E65/32/27</td>
<td></td>
</tr>
<tr>
<td>Core Material</td>
<td>3C95</td>
<td></td>
</tr>
<tr>
<td>Flux Density Swing $\Delta B_{pk-pk}$ (T)</td>
<td>0.03</td>
<td>0.196</td>
</tr>
<tr>
<td>Maximum Flux Density (T)</td>
<td>0.163</td>
<td>0.173</td>
</tr>
</tbody>
</table>
TABLE. 4.5 Measured parameters of coupled inductors

<table>
<thead>
<tr>
<th></th>
<th>( L_1 )</th>
<th>( L_2 )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gap distance In Three Pillars (mm)</td>
<td>3.3</td>
<td>3.3</td>
</tr>
<tr>
<td>Number of Turns</td>
<td>12</td>
<td>6</td>
</tr>
<tr>
<td>Wire Gauge (AWG)</td>
<td>12</td>
<td>10</td>
</tr>
<tr>
<td>Self-Inductance (( \mu )H)</td>
<td>27.54</td>
<td>5.02</td>
</tr>
<tr>
<td>DC ESR (m( \Omega ))</td>
<td>11.3</td>
<td>2.8</td>
</tr>
<tr>
<td>Mutual Inductance (( \mu )H)</td>
<td></td>
<td>4.1</td>
</tr>
<tr>
<td>Coupling Coefficient</td>
<td>0.349</td>
<td></td>
</tr>
<tr>
<td>Equivalent Inductor ( L_{1\text{,equ}} ) (( \mu )H)</td>
<td>132</td>
<td></td>
</tr>
<tr>
<td>Equivalent Inductor ( L_{2\text{,equ}} ) (( \mu )H)</td>
<td>5.18</td>
<td></td>
</tr>
<tr>
<td>Equivalent Inductor ( L_r ) (( \mu )H)</td>
<td>29.6</td>
<td></td>
</tr>
<tr>
<td>Center Flux Density Swing ( \Delta B_{\text{pk, pk}} ) (T)</td>
<td>0.14</td>
<td></td>
</tr>
<tr>
<td>Center Maximum Flux Density (T)</td>
<td>0.11</td>
<td></td>
</tr>
<tr>
<td>Side Pillar Flux Density Swing ( \Delta B_{\text{pk, pk}} ) (T)</td>
<td>0.23</td>
<td></td>
</tr>
<tr>
<td>Side Pillar Maximum Flux Density (T)</td>
<td>0.24</td>
<td></td>
</tr>
</tbody>
</table>

4.1.3 Capacitance Design for Intermediate Capacitor

For implementation with separate inductors, according to analysis in Chapter 2, large voltage ripple on intermediate capacitor would not ruin the steady state characteristics of DC-DC SEPIC converter, but small capacitance of intermediate capacitor would result higher output voltage with the estimated duty cycle. From control to output small signal characteristics, selecting intermediate capacitor with smaller capacitance would push the LHP complex pole pair and RHP complex zero pair to higher frequency region, which
would facilitate compensator design when high bandwidth loop gain is preferred. Although PFC operating in voltage follower mode does not require high bandwidth, selecting intermediate capacitor with smaller capacitance is still preferred when size and cost are considered.

According to [21] and [31], the resonant frequency between intermediate capacitor and the two inductor should meet criterion as (4.21), which is a loose criterion.

\[ f_r = \frac{1}{2 \cdot \pi \cdot \sqrt{C_1 \cdot (L_1 + L_2)}} \cdot f_{\text{line}} < f_r < f_{\text{sw}} \]  

(4.21)

For PFC operation, the minimum capacitance requirement comes from low distortion requirement on input current. When capacitance of the intermediate capacitor is too small, large voltage ripple on intermediate capacitor may result the sum of intermediate capacitor voltage and output voltage smaller than input voltage before the main switch turns off. Under this circumstance, due to positive voltage across the input inductor, the input current would continue increase after switch turns off, which is supposed to decrease. The averaged input current would be increased for same duty cycle. For DC-DC converter, this current error can be compensated by high bandwidth feedback control; for PFC working in voltage follower mode, because the single voltage loop bandwidth is much lower than double line frequency, the close loop would not be able to response for this input current error. Thus for PFC circuit, small capacitance of intermediate capacitor may result distortion of input current.

\[ V_{\text{in}} - \frac{\Delta V_{\text{c1, pk}}}{2} + V_o \geq V_{\text{in}} \Rightarrow \Delta V_{\text{c1, pk}} \leq 2 \cdot V_o \]  

(4.22)

\[ \Delta V_{\text{c1, pk}} \approx \frac{1}{C_1} \cdot \frac{1}{2} \cdot \frac{V_{\text{in}}}{L_2} \cdot (D_1 \cdot T_s)^2 \leq 2 \cdot V_o \Rightarrow C_1 \geq \frac{1}{4} \cdot \frac{V_{\text{in}}}{V_o} \cdot \frac{(D_1 \cdot T_s)^2}{L_2} \]  

(4.23)

\[ C_1 \geq \frac{1}{4} \cdot \frac{\sqrt{2} \cdot V_{\text{ac, rms}}}{V_{\text{o}}} \cdot \frac{(D_1 \cdot T_s)^2}{L_2} \]
To avoid this distortion, the voltage ripple on intermediate capacitor should meet criterion (4.22). With the approximated peak to peak voltage ripple on intermediate capacitor, as shown in (3.17), the lower limit on capacitance could be derived as (4.23).

The maximum capacitance requirement comes from the intrinsic nature of SEPIC converter that the voltage across intermediate capacitor would follow the input voltage. As shown in Figure 4.3, in SEPIC converter, due to the series loop of intermediate capacitor and two inductor, the input voltage source is connected to a LC filter. The averaged DC value of intermediate capacitor voltage can always track DC component of input voltage. For PFC operation, the rectified input voltage include not only the DC component but also the even order line frequency based components, which can be expand with Fourier series as (4.24). From frequency domain point of view, if the corner frequency of the LC filter is $f_r$, the voltage of intermediate capacitor would be able to track all the even order components whose frequency is less or equal than $f_r/10$ without phase distortion. Thus the upper limit on capacitance can be derived as (4.25).

![Figure 4.3 Intermediate capacitor charging loop](image)

$$v_{ac\_rec}(t) = \sqrt{2} \cdot v_{ac\_rms} \cdot |\sin(\omega_0 \cdot t)| = \sqrt{2} \cdot v_{ac\_rms} \left[ \frac{2}{\pi} - \frac{4}{\pi} \sum_{n=1}^{\infty} \frac{\cos(n \cdot \omega_0 \cdot t)}{4 \cdot n^2 - 1} \right]$$  \hspace{1cm} (4.24)

$$f_r = \frac{1}{2\pi \cdot \sqrt{C_1 \cdot (L_1 + L_2)}} \geq 10 \cdot 2 \cdot n \cdot f_0$$

$$\Rightarrow C_1 \leq \frac{1}{4\pi^2 \cdot (20 \cdot n \cdot f_0)^2 \cdot (L_1 + L_2)}$$  \hspace{1cm} (4.25)
Based on (4.23) and (4.25), for separate inductor implementation, the capacitance selection criteria can be summarized as (4.26).

$$\frac{1}{4} \cdot \frac{\sqrt{2} \cdot V_{\text{ac rms}}}{V_o} \cdot \left(\frac{D_1 \cdot T_s}{L_2}\right)^2 \leq C_1 \leq \frac{1}{4\pi^2 \cdot (20 \cdot n \cdot f_0)^2 \cdot (L_1 + L_2)} \quad (4.26)$$

For coupled inductors, with equivalent de-coupled model discussed in Chapter 3, the lower limit should be modified (3.19) due to the current flowing through the equivalent inductor $L_r$ (3.16) would change the input current shape. For the upper limit, the same principle as separate inductor can be applied to coupled-inductor, but the sum of inductance for the LC filter should be modified. The selection criteria for coupled inductors are shown as (4.27).

$$\frac{L_{1,\text{eq}}}{L_{2,\text{eq}}} \cdot \frac{1}{L_r \cdot k_{rr}} \cdot \frac{D_1}{4\pi \cdot f_{sw}} \leq C_1 \leq \frac{1}{4\pi^2 \cdot (20 \cdot n \cdot f_0)^2 \cdot \sqrt{C_1 \cdot (L_1 + L_2 - 2M)}} \quad (4.27)$$

According to the inductances in TABLE. 4.4 and TABLE. 4.5, the capacitance range can is calculated as (4.28) and (4.29).

Separate Inductors with $n = 5$, $f_0 = 60\text{Hz}$ : $960nF \leq C_1 \leq 4\mu F$ \quad (4.28)

Coupled-Inductors with $k_{rr} = 1$ : $1.7\mu F \leq C_1 \leq 28.9\mu F$ \quad (4.29)

### 4.1.4 Capacitance Design for Output Capacitors

For most PFC converter used in server or telecom equipment, the bulky output capacitors are designed based on the hold-on time. Since this SEPIC front end is designed to support induction cooker, hold-on time would be not necessary. Thus the capacitance is designed based on the output voltage ripple requirement. Due to the difference between fluctuating input power and constant output power is mainly buffered by the output capacitor, voltage ripple on output capacitor are composed by double line frequency ripple and switching frequency ripple. Because the switching frequency is much higher than line frequency, the energy either stored into or released from the output capacitor in one
The switching cycle is much lower than the energy stored or released in half line cycle. Thus, the voltage ripple magnitude is mainly determined by double line ripple component.

**Figure 4.4 Output voltage double line ripple**

For this DCM SEPIC PFC converter, capacitance of output electrolytic capacitors is designed based on the imbalance energy accumulated within half line cycle. From Figure 4.4, the energy released from the output capacitor to load within time period \([t_1, t_2]\) can be calculated based on the difference between input power \(P_{in}\) and output power \(P_o\), which is shown in (4.30).

\[
\frac{1}{2} \cdot C_o \cdot \left(V_o - \frac{\Delta V_{o, pk}}{2}\right)^2 - \frac{1}{2} \cdot C_o \cdot \left(V_o + \frac{\Delta V_{o, pk}}{2}\right)^2 = \int_{t_1}^{t_2} \left(P_{in}(t) - P_o(t)\right) \cdot dt
\]

(4.30)

\[
\Delta V_{o, pk} = \frac{1}{C_o} \cdot \frac{P_o}{2\pi \cdot V_o \cdot f_{line}} \leq K_{vr} \cdot V_o \Rightarrow C_o \geq \frac{1}{K_{vr}} \cdot \frac{P_o}{2\pi \cdot V_o^2 \cdot f_{line}}
\]

(4.31)
According to the specification, the peak to peak output voltage ripple should be less than 15 V under full load condition. With (4.31), capacitance of output electrolytic capacitors should be larger than 3 mF for 60V output and 2mF for 100V output.

\[ C_o \geq 3mF \]  \hspace{1cm} (4.32)

4.1.5 Open Loop Simulation

To verify the designed parameters, simulation circuit shown in Figure 4.5 is used. Simulation parameters are listed in TABLE. 4.6 and TABLE. 4.7. Simulation results are presented with Figure 4.6, Figure 4.7 and Figure 4.8.

Figure 4.5 Open-loop simulation with designed parameters
TABLE. 4.6 Simulation parameters for separate inductors

<table>
<thead>
<tr>
<th>L_1</th>
<th>L_2</th>
<th>C_1</th>
<th>C_o</th>
<th>C_o ESR</th>
<th>R_o</th>
</tr>
</thead>
<tbody>
<tr>
<td>171 μH</td>
<td>4.6 μH</td>
<td>2 μF</td>
<td>4mF</td>
<td>5mΩ</td>
<td>3.6Ω, 10Ω</td>
</tr>
</tbody>
</table>

TABLE. 4.7 Simulation parameters for coupled-inductors

<table>
<thead>
<tr>
<th>L_1_equ</th>
<th>L_2_equ</th>
<th>L_r</th>
<th>C_1</th>
<th>C_o</th>
<th>C_o ESR</th>
<th>R_o</th>
</tr>
</thead>
<tbody>
<tr>
<td>132 μH</td>
<td>5.2 μH</td>
<td>29.7 μF</td>
<td>2 μF</td>
<td>4mF</td>
<td>5mΩ</td>
<td>3.6Ω, 10Ω</td>
</tr>
</tbody>
</table>

(a) 60V 1kW with Separate Inductors

(b) 100V 1kW with Separate Inductors
As seen from Figure 4.6, for the designed parameters, PFC function is verified at 1 kW output with 60V and 100V output. The voltage ripple on output is less than the required 15V. For the input current, due to the input equivalent inductance of coupled inductors is smaller than the case with separate inductors, the input current ripple is higher than separate inductor case.
As seen from Figure 4.7, because the equivalent inductances of coupled inductors are different to the inductance of the separate inductors, the current ripple in two cases are different.

From the simulation parameters, the equivalent input inductance of coupled inductors case is lower than the input inductance of separate inductors case, thus the input current ripple is higher for coupled inductors case. For the current ripple of output inductor, it’s opposite. With coupled inductors, while almost same input current ripple is achieved, the self-inductance of $L_1$ (27.54$\mu$H) with coupled inductors is reduced more than 80% compared to the inductance of $L_1$ (171$\mu$H) with separate inductors.
The current stress of main switch, output diode and intermediate capacitor are presented in Figure 4.8. For the intermediate capacitor, large current swing can be observed, thus the intermediate capacitor should be selected with very good 100 kHz current conducting capability.

The voltage stress on main switch is same as output diode, both equals to the sum of input voltage and output voltage.
4.1.6 Components Selection

Based on the voltage and current stress, the selected power stage components are listed in TABLE 4.8.

<table>
<thead>
<tr>
<th>TABLE 4.8 Selected components</th>
</tr>
</thead>
<tbody>
<tr>
<td>Part</td>
</tr>
<tr>
<td>Input Diode Bridge</td>
</tr>
<tr>
<td>Main Switch</td>
</tr>
<tr>
<td>Output Diode</td>
</tr>
<tr>
<td>Intermediate Capacitor</td>
</tr>
<tr>
<td>Output Capacitor</td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

4.2 Controller Design and Implementation

For PFC operating in voltage follower mode, single voltage loop control structure can be used. According to the control to output small signal model derived in Chapter 2, voltage loop compensator can be designed for separate inductors case first. According to analysis in Chapter 3, the adoption of coupled inductors only changes the LHP double pole and RHP double zero, it does NOT change the low frequency characteristics of the power plant transfer function. Because the bandwidth of voltage loop should be lower than one tenth of double line frequency to attenuate the double line ripple content from the output voltage, within this bandwidth, with the equivalent inductance model, the transfer function of power plant with coupled inductors can be predicted by transfer function of power plant with separate inductors. Both can be approximated with (2.30) and (2.31).

4.2.1 Plant Transfer Function of Control to Output

Based on the analysis in Chapter 2, the transfer function of control to output can be calculated numerically.
With the designed parameters, the corresponding bode plots for coupled inductors case are illustrated in Figure 4.9.
4.2.2 Compensator and Notch Filter Design

Based on the control to output transfer function, a PI compensator is designed as (4.33). The bandwidth of the voltage loop gain is set around 10 Hz to attenuate the double line ripple on output voltage.

\[
G_v(s) = K_p + \frac{K_i}{s} = K_p \cdot K_i \cdot \frac{s + 1}{s} = 0.03 \times \frac{s + 1}{s} \tag{4.33}
\]

The double line ripple on output voltage brings double line ripple component in the control signal (the duty cycle), which would generate third harmonics in input current and eventually results high THD value. To reduce the amplitude of the third harmonics in the input current, a notch filter could be inserted before the compensator to further attenuate the double line ripple component from the output voltage.

The transfer function of a notch filter is shown in (4.34). Since the notch filter is designed to attenuate the double line frequency ripple, the notch filter frequency \( \omega_d \) is selected as double line frequency.

\[
G_{notch}(s) = \frac{s^2 + s}{\omega_d^2 + \omega_d \cdot Q_d + 1} \tag{4.34}
\]

Bode plots of the denominator and the numerator are illustrated in Figure 4.10 and Figure 4.11. Because the bandwidth of the PFC converter is usually designed below than the double line frequency, the preferred attenuation gain of the notch filter should be as low as possible. If the preferred bandwidth of the converter is higher than notch filter frequency, (which is almost none in practical PFC designs without notch filter), then the attenuation gain of the notch filter should be as high as possible.

For the low bandwidth PFC application, selection of \( Q_d \), should make the second-order system \( \left[ \frac{s^2 + s}{\omega_d^2 + \omega_d \cdot Q_d + 1} \right] \) slightly under-damped or over-damped. From Figure 4.10, large \( Q_d \) would result under-damped system, sharp phase drop and high gain at double
line frequency, both are not preferred. Small $Q_d$ would result over-damped system, phase-drop start at lower frequency region, which may result reduced phase margin.

Figure 4.10 Bode plots of the denominator in notch filter

Figure 4.11 Bode plots of the numerator in notch filter
For the selection of quality factor $Q_n$, as shown in Figure 4.11, under-damped system is preferred due to low gain and quick phase boost at double line frequency. Smaller $Q_n$ may not be able to provide enough attenuation to double line ripple. From these observations, the notch filter parameters are selected as (4.35).

$$\omega_d = 2\pi \cdot 2 \cdot f_{\text{line}}, Q_d = 1, Q_n = 2000$$  \hspace{1cm} (4.35)

The loop gain for different conditions are shown in Figure 4.12. With simple PI controller, it’s hard to limit the bandwidth below than 12Hz for all conditions. With the help of notch filter, the attenuate gain is provided by notch filter itself, then the double line ripple attenuation still can be achieved even the voltage loop gain has higher bandwidth. Since when output voltage is 60V and input voltage is the peak value, the loop gain has the highest bandwidth, which is the worst case for double line ripple attenuation. Thus the effect of notch filter is illustrated under this condition as Figure 4.13. The loop gain with the notch filter is compared to loop gain without the notch filter. It’s clear that notch filter provides extra attenuation gain at double line frequency.
Figure 4.12 Bode plots of loop gain with coupled inductors

Figure 4.13 Effects of notch filter
4.2.3 Closed Loop Simulation

To verify the designed compensator and notch filter, simulation circuit shown as Figure 4.14 is built in PSIM.

![Figure 4.14 Close loop simulation](image)

The simulation results for simple PI controller are shown in Figure 4.15. With the designed notch filter, the simulation results are shown in Figure 4.16. Compared to the simple PI controller, adding notch filter reduced the THD value. Correspondingly, the input current frequency spectrum comparison between with and without notch filter are shown in Figure 4.17, from which it can be seen the notch filter greatly reduced the magnitude of third order harmonics in input current.
(a) 60V 1kW Closed Loop with $L_{1equ}$ and $L_{2equ}$

(b) 100V 1kW Closed Loop with $L_{1equ}$ and $L_{2equ}$

Figure 4.15 Close loop simulation results without notch filter
(a) 60V 1kW Closed Loop with $L_{1eq}$ and $L_{2eq}$

(b) 100V 1kW Closed Loop with $L_{1eq}$ and $L_{2eq}$

Figure 4.16 Close loop simulation results with notch filter
Figure 4.17 Input current harmonics comparison

The system response to output voltage command step change are shown in Figure 4.18 and Figure 4.19. Due to the low bandwidth, the settling time are longer than half second. During the transition, the unity power factor operation is maintained after half line cycle.
Figure 4.18 Output voltage step-up response
Figure 4.19 Output voltage step-down response
Chapter 5:
Experimental Results

As shown in Figure 5.1, the prototype includes two sets of SEPIC converter. By changing the jumper connection, the prototype can be configured as interleaving structure or bridgeless structure. In this chapter, all the waveforms and test results are based on 1 kW design, only one phase of the prototype is used.

5.1 PFC Operation Waveforms

With closed voltage loop, experimental waveforms of DCM SEPIC PFC under full load condition are shown in Figure 5.2. The input current THD value, power factor and displacement power factor are measured by Yokogawa WT1600 digital power meter. Parameters of coupled inductors and separate inductors are listed in TABLE. 4.6 and TABLE. 4.7.
(a) $V_o=60V$ $I_o=16A$ with Coupled Inductors

(b) $V_o=60V$ $I_o=17A$ with Separate Inductors

(c) $V_o=100V$ $I_o=9.6A$ with Coupled Inductors
From the measurements, at full load condition, unity displacement power factor is achieved for both 60V and 100V output, with separate inductors, high power factor (larger than 0.997) and low input current THD (lower than 3.5%) are achieved for both 60V and 100V output; with coupled inductors, due the equivalent input inductance $L_{equ}$ (132 µH) is smaller than the input inductance $L_I$ (171 µH) of separate inductors, higher input current ripple, higher THD and lower power factor are observed.

### 5.2 Power Factor and THD Measurements

For different load conditions, displacement factor and THD of input current are measured with Yokogawa WT1600 digital power meter, which are shown in Figure 5.3 and Figure 5.4. Again, as stated for full load condition, the lower equivalent input inductance of coupled inductors results lower power factor and higher input current THD.

Much higher input current THD value are observed at low load condition. According to (4.6), for the input current, the ratio of switching current ripple’s magnitude to fundamental current magnitude is inversely proportional to output power level. Thus for output power higher than 200W, low frequency harmonics content dominates the total harmonics, which results relative flat curves as output power increase; for output power lower than 200W, switching frequency harmonics dominates the total harmonics.
Displacement Factor $\cos(\phi)$ Measurement

Figure 5.3 Measured displacement factor $\cos(\phi)$

Input Current THD Measurement

Figure 5.4 Measured THD of input current
5.3 Efficiency and Loss Break Down

Figure 5.5 Measured efficiency

Measured efficiency curves are shown in Figure 5.5. Compared to 100V output condition, for same output power, 60V output case delivers around 50% higher output current, thus the efficiency at heavy load condition is around 0.8% lower than 100V output case. At light load condition, as the switching loss of 100V output case is higher than 60V output case, the efficiency curves cut across each other.

To further analyze the efficiency, losses of components are calculated with equivalent DC-DC SEPIC converter in a cycle by cycle manner. For half line cycle, based on instant input AC voltage and instant power, losses in each switching cycle are calculated and summed up together. With this method, the calculated efficiency for full load condition, are 93.81% for 100V output and 92.97% for 60V output, which are close to the measurements. The calculation results are shown in Figure 5.6, in which, the ESR conduction loss includes the winding loss of two inductors, the ESR loss of output capacitor.
5.4 Transient Response for Load Transient

Figure 5.7 presents the system transient response to the step changes on output voltage reference with fixed output current. The output voltage reference is set to step between 60V to 100V with 5A output current. The settling time from the test results are around 0.5s.
(a) $V_o=60\text{V}$ to $V_o=100\text{V}$ fixed $I_o=5\text{A}$ with Separate Inductors

(b) $V_o=60\text{V}$ to $V_o=100\text{V}$ fixed $I_o=5\text{A}$ with Separate Inductors

(c) $V_o=100\text{V}$ to $V_o=60\text{V}$ fixed $I_o=5\text{A}$ with Separate Inductors
(d) $V_o=100V$ to $V_o=60V$ fixed $I_o=5A$ with Separate Inductors

Figure 5.7 Transient response of output voltage reference step
Chapter 6:
Conclusion and Future Work

6.1 Conclusion

The thesis presents the system design procedure and experimental results of a 1 kW DCM SEPIC PFC converter with adjustable output voltage from 60V to 100V. As demonstrated in circuit analysis, simulation and experimental results, the merits of DCM SPEIC PFC can be summarized as following: AC-DC conversion where the output DC voltage is lower than grid peak voltage can be achieved with single power processing stage; the input current is continuously conducting, same input current waveform as CCM boost PFC can be achieved; the control structure is simple, high power factor can be achieved with single output voltage feedback loop, the input current loop and multiplier are not necessary; the output diode turns off with zero current, the turn-off loss of the diode is zero and turn on loss of the main switch is reduced compared to other topology with continuous conducting input current; with the coupled inductors, same input current ripple can be achieved with much lower self-inductance of input inductor, which reduces the winding turns number and the winding conduction loss.

Analysis on averaged model of DCM SEPIC reveals the control to output small signal transfer function is still a fourth order system which is same as CCM SEPIC. However, DCM operation separates the LHP complex pole pair and RHP complex zero pair of system, thus the gain peaking caused by LC resonance is well damped. Meanwhile, the system behaves like a first order system in low frequency region. For low bandwidth PFC design, simple PI controller is sufficient to stable the system.

Analysis on coupled inductors reveals the equivalent input inductance can be achieved with smaller self-inductance of coupled input inductor. Coupled inductors with both high coupling coefficient and low coupling coefficient can be used. For high coupling coefficient implementation, to magnify the input self-inductance, the ratio of self-
inductance of input inductor to self-inductance of output inductor should be controlled accurately. When considering the tolerance of core material, winding distribution, the leakage flux and fringing effects, lower coupling coefficient range from 0.3 to 0.6 seems more practical for implementing the coupled inductors for SEPIC. From control point of view, if the equivalent inductances of the coupled inductors are the same as the inductances of separate inductors, the coupled inductors does not change low frequency characteristics of the system, it moves the LHP complex pole and RHP complex zero towards higher frequency region. Under high coupling coefficient condition, the complex pole and zero can be even moved beyond the switching frequency, which makes the system a true first order system.

Through the discussion on system parameters selection, design criteria are derived and verified by simulations. With given input and output specification, operating frequency of DCM SEPIC PFC and the DCM boundary condition limit the available range of inductances. The input current ripple requirement forms the second limitation. Within the available range of inductance, the optimum design point should be the intersection of the two boundaries. For capacitance selection of intermediate capacitor, compared to separate inductor case, implementation with coupled inductors requires larger capacitance.

For control structure of the DCM SEPIC PFC, single output voltage feedback loop with PI controller is sufficient to stable the system. With a PR controller or notch filter inserted into the loop, extra attenuation on double line ripple from the output voltage can be achieved, magnitude of third harmonics of input current can be greatly reduced.

With the designed parameters, both separate inductors and coupled inductors with 0.35 coupling coefficient are implemented. Experimental results demonstrate the major design targets are fulfilled.

6.2 Future Work

Despite all the merits of DCM SEPIC converter, due to the intrinsic circuit configuration, it is less efficient compared with boost PFC. To improve the efficiency of this converter, the future work could be carried out in following direction.
• Investigating converter performance with the interleaved structure or bridgeless structure
• Optimizing the design for coupled inductors
• Modifying the fixed switching frequency modulation scheme, operating the SEPIC converter in Boundary Conduction Mode
• Replacing output diode with MOSFET and extending the conduction of SR to achieve ZVS turn-on of the main switch.
References


Niculescu E, Niculescu M C, Puracaru D. Modelling the PWM SEPIC converter in discontinuous conduction mode[C], Proceedings of the 11th WSEAS International Conference on CIRCUITS. 2007: 98-103


[33] Lloyd Dixon, Control Loop Design SEPIC Preregualator Example, Application Note.

