Conducted EMI Noise Prediction and Filter Design Optimization

Zijian Wang

Dissertation submitted to the Faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY in ELECTRICAL ENGINEERING

Fred C. Lee, Chair
Jaime De La Reelopez
John J. Lesko
Qiang Li
Shuo Wang
May 11th, 2016
Blacksburg, Virginia

Keywords: electromagnetic interference, switch mode power supply, power factor correction, conducted EMI noise prediction, EMI filter design optimization

Copyright 2016, Zijian Wang
Conducted EMI Noise Prediction and Filter Design Optimization

Zijian Wang

ABSTRACT

Power factor correction (PFC) converter is a species of switching mode power supply (SMPS) which is widely used in offline front-end converter for the distributed power systems to reduce the grid harmonic distortion. With the fast development of information technology and multi-media systems, high frequency PFC power supplies for servers, desktops, laptops and flat-panel TVs, etc. are required for more efficient power delivery within limited spaces. Therefore the critical conduction mode (CRM) PFC converter has been becoming more and more popular for these information technology applications due to its advantages in inherent zero-voltage soft switching (ZVS) and negligible diode reverse recovery. With the emerging of the high voltage GaN devices, the goal of achieving soft switching for high frequency PFC converters is the top priority and the trend of adopting the CRM PFC converter is becoming clearer.

However, there is the stringent electromagnetic interference (EMI) regulation worldwide. For the CRM PFC converter, there are several challenges on meeting the EMI standards. First, for the CRM PFC converter, the switching frequency is variable during the half line cycle and has very wide range dependent on the AC line RMS voltage and the load, which makes it unlike the traditional constant-frequency PFC converter and therefore the knowledge and experience of the EMI characteristics for the traditional constant-frequency PFC converter cannot be directly applied to the CRM PFC converter.
Second, for the CRM PFC converter, the switching frequency is also dependent on the inductance of the boost inductor. It means the EMI spectrum of the CRM PFC converter is tightly related to the boost inductor selection during the design of the PFC power stage. Therefore, unlike the traditional constant-frequency PFC converter, the selection of the boost inductor is also part of the EMI filter design process and EMI filter optimization should begin at the same time when the power stage design starts.

Third, since the EMI filter optimization needs to begin before the proto-type of the CRM PFC converter is completed, the traditional EMI-measurement based EMI filter design will become much more complex and time-consuming if it is applied to the CRM PFC converter. Therefore, a new methodology must be developed to evaluate the EMI performance of the CRM PFC converter, help to simplify the process of the EMI filter design and achieve the EMI filter optimization.

To overcome these challenges, a novel mathematical analysis method for variable frequency PFC converter is thus proposed in this dissertation. Based on the mathematical analysis, the quasi-peak EMI noise, which is specifically required in most EMI regulation standards, is investigated and accurately predicted for the first time. A complete approximate model is derived to predict the quasi-peak DM EMI noise for the CRM PFC converter. Experiments are carried out to verify the validity of the prediction. Based on the DM EMI noise prediction, worst case analysis is carried out and the worst DM EMI noise case for all the input line and load conditions can be found to avoid the overdesign of the EMI filter. Based on the discovered worst case, criteria to ease the DM EMI filter design procedure of the CRM boost PFC are given for different boost inductor selection. Optimized design procedure of the EMI filter for the front-end converter is then discussed. Experiments are carried out to verify the validity of the whole methodology.
Conducted EMI Noise Prediction and Filter Design Optimization

Zijian Wang

GENERAL AUDIENCE ABSTRACT

Power factor correction (PFC) converter is widely used in offline front-end converter for the distributed power systems to reduce the grid harmonic distortion. With the fast development of information technology and multi-media systems, high frequency PFC power supplies for servers, desktops, laptops and flat-panel TVs, etc. are required for more efficient power delivery within limited spaces. Therefore the critical conduction mode (CRM) PFC converter has been becoming more and more popular for these information technology applications.

However, there is the stringent electromagnetic interference (EMI) regulation worldwide. For the CRM PFC converter, there are many challenges on meeting the EMI standards. To overcome these challenges, a novel mathematical analysis method for variable frequency PFC converter is thus proposed in this dissertation. A complete approximate model is derived to predict the quasi-peak DM EMI noise for the CRM PFC converter. Experiments are carried out to verify the validity of the prediction. Based on the DM EMI noise prediction, worst case analysis is carried out and based on the discovered worst case, criteria to ease the DM EMI filter design procedure of the CRM boost PFC are given for different boost inductor selection. Optimized design procedure of the EMI filter for the front-end converter is then discussed. Experiments are carried out to verify the validity of the whole methodology.
To My Parents:

Father: Bailin Wang

Mother: Yuping Liu
First I’d like to express my sincerest thanks to my advisor, Dr. Fred C. Lee. Without his support and encouragement, I cannot finish this long journey myself. It is his profound knowledge and rich experiences that help me overcome the obstacles in the research path. It is his rigorous logic that prevents me from crashing into the dead end. It is his diligence and integrity that enlighten me and pave me the way to the industry world.

I’d like to thank Dr. Shuo Wang for his smart ideas and insightful comments during his guidance on my research topic. Sometimes he is just like one of my old friends who can see and clear my inner confusion. I also want to acknowledge the other members of my advisory committee, Dr. Qiang Li, Dr. Jaime De La Ree and Dr. John J. Lesko for their support, suggestions and patience.

I’d like to express my special thanks to my manager in Linear Technology, Henry Zhang. Part of my research activity was done in the EMC lab of Linear Technology as an employee part-time education program. Without his support and understanding, there will not be such smooth transition between my daily job and my research effort after work.

I am especially grateful to my colleagues in the Power Management Mini-Consortium Group. Without their companionship and encouragement, I will not achieve whatever I have achieved today. I’d like to thank all the members in this team: Dr. Ming Xu, Dr. Julu Sun, Dr. Yan Jiang, Dr. Jian Li, Dr. Yan Dong, Dr. Chuanyun Wang, Dr. Dianbo Fu, Dr. Pengju Kong, Dr. David Reusch, Dr. Authur Ball, Dr. Zheng Zhao, Dr. Mingkai Mu, Dr. Yingyi Yan, Dr. Weiyi Feng, Dr. Yipeng Su, Dr. Shuilin Tian, Dr. Pei-Hsin Liu, Dr. Yang Jiao, Dr. Dongbin Hou, Mr. Bin Huang, Mr. Yucheng Ying, Mr. Yi Sun, Mr. Ya Liu, Mr. Zheng Luo, Mr. Pengjie Lai, Mr. Qian Li, Ms. Ying Lu, Mr. Chanwit Prasantanakorn, Mr. Shu Ji, Mr. Feng Yu,
Mr. Haoran Wu, Mr. Clark Person, Mr. Doug Sterk, Mr. Wei Zhang, Mr. Li Jiang, Mr. Xiucheng Huang, Mr. Zhengyang Liu, Mr. Yuchen Yang, Mr. Chao Fei, Dr. Xinke Wu, Dr. Ke Jin, Dr. Xiaoyong Ren, Dr. Wenli Zhang, Dr. Feng Wang, Dr. Brian Cheng.

I’d also like to thank all the great staffs in CPES: Ms. Teresa Shaw, Ms. Linda Gallagher, Ms. Teresa Rose, Ms. Marianne Hawthorne, Ms. Linda Long, Mr. Robert Martin, Mr. Jamie Evans, Mr. Dan Huff and Mr. David Gilham for their continuous support over the past nine years. Special thanks to Ms. Teresa Shaw for her kindness, patience and sincerity which help me live through the depressing time while I was working alone in California.

Special thanks also go to the CPES PMC mini-consortium members for the funding of my research: Linear Technology, Chicony Power, CSR Zhuzhou Institute Co., Ltd., Delta Electronics, Huawei Technologies, Infineon Technologies, International Rectifier, Murata Manufacturing Co., Ltd., NEC TOKIN Corporation, NXP Semiconductors, Richtek Technology and Texas Instruments.

At last, thanks to my parents, I love you.

Best regards,

Zijian Wang

May 4th, 2016
# TABLE OF CONTENTS

Chapter 1. Introduction

1.1. Introduction to EMI and EMC ................................................................. 1

1.2. Introduction to Constant On-time Boost PFC ........................................... 5
   1.2.1. Background and Incentive ............................................................... 5
   1.2.2. Constant on-time control implementation and experiment results ....... 13

1.3. Introduction to Critical Conduction Mode Boost PFC ............................. 20
   1.3.1. CRM vs. CCM: Negligible output diode reverse recovery ................. 20
   1.3.2. CRM vs. CCM: High Frequency Soft-Switching Using GaN Device ...... 25
   1.3.3. Critical Conduction Mode PFC control scheme .................................. 28

1.4. EMI challenge on constant on-time PFC and CRM boost PFC ................. 35
   1.4.1. Variable switching frequency and wide frequency range .................. 37
   1.4.2. Load dependent switching frequency .............................................. 40
   1.4.3. Inductor dependent switching frequency ......................................... 42

1.5. Traditional Conducted EMI filter design .................................................. 44

1.6. Dissertation organization ....................................................................... 48

Chapter 2. DM EMI Noise Analysis for Constant On-Time PFC ....................... 50

2.1. EMI Detectors in the Spectrum Analyzer .................................................. 50

2.2. DM EMI Peak Noise Analysis for Constant on-time PFC in CCM .............. 53
   2.2.1. Quasi Steady State Approximation .................................................. 53
   2.2.2. Peak EMI noise prediction for constant on-time PFC in CCM ............ 57

2.3. On time design based on the predicted EMI noise .................................... 62

2.4. EMI noise spectrum for constant on-time PFC in DCM ......................... 66

Chapter 3. DM EMI Noise Analysis for Critical Conduction Mode Boost PFC ........ 71

3.1. DM EMI Noise Analysis for CRM Boost PFC .......................................... 71
   3.1.1. Principle of the Quasi-peak EMI Noise Measurement Procedure .......... 71
   3.1.2. Model of the Input Noise Voltage .................................................... 81
   3.1.3. Model of the Intermediate Frequency Filter ...................................... 86
   3.1.4. Model of the Output of the Envelope Detector .................................. 90
   3.1.5. Calculation of the Quasi-peak EMI Noise ....................................... 91

3.2. DM EMI Noise Worst Case Analysis for Critical Conduction Mode PFC .... 94
   3.2.1. DM EMI Noise Worst Case Analysis for Single Boost PFC in CRM ........ 94
   3.2.2. Filter Design Criteria for Single Boost PFC in CRM ....................... 102
   3.2.3. DM EMI Noise Worst Case Analysis for Interleaved Boost PFC in CRM ... 106

Chapter 4. EMI Filter Design Optimization Based on Noise Prediction .............. 112

4.1. Boost Inductor Design Preparation for CRM Boost PFC ........................... 114

4.2. Loss breakdown in the CRM boost PFC ................................................. 120

4.3. EMI filter design based on noise prediction ........................................... 129

Chapter 5. Summary and Future Work .......................................................... 138

REFERENCE ...................................................................................................... 141
# List of Figures

**FIGURE 1-1** HIGH DV/DT NODE AND HIGH DI/DT LOOP IN A 12VIN, 24VOUT, 5A BOOST Converter .......................... 2

**FIGURE 1-2** CISPR22 CLASS A/B EMC STANDARDS ................................................................. 4

**FIGURE 1-3** DISTRIBUTED POWER SYSTEM .............................................................................. 5

**FIGURE 1-4** AVERAGE CURRENT CONTROL SCHEME FOR CONSTANT FREQUENCY BOOST PFC .......... 7

**FIGURE 1-5** EFFICIENCY REQUIREMENTS FOR THE FRONT-END CONVERTER .............................. 8

**FIGURE 1-6** EFFICIENCY COMPARISONS BETWEEN PFC PRODUCT AND THE TARGET ................. 9

**FIGURE 1-7** LOSS BREAK-DOWN IN PERCENTAGE FOR CONSTANT FREQUENCY PFC .................. 10

**FIGURE 1-8** CONSTANT ON-TIME CONTROL TO REDUCE SWITCHING FREQUENCY AT LIGHT LOAD ...... 11

**FIGURE 1-9** ON TIME OF BOOST PFC CONVERTER WITH HYSTERESIS CONTROL .......................... 12

**FIGURE 1-10** HARMONIC CURRENT SIMULATION OF 1KW CONSTANT ON-TIME PFC ................. 12

**FIGURE 1-11** ANALOG CONTROL SCHEMES FOR GENERALIZED CONSTANT ON-TIME PFC .......... 13

**FIGURE 1-12** TYPICAL SKETCH WAVEFORMS FOR CONSTANT ON-TIME PFC IN CCM .................. 14

**FIGURE 1-13** TYPICAL SKETCH WAVEFORMS FOR CONSTANT ON-TIME PFC IN BOUNDARY MODE ...... 14

**FIGURE 1-14** DIGITAL CONTROL SCHEME FOR GENERALIZED CONSTANT ON-TIME PFC ............. 15

**FIGURE 1-15** TYPICAL SKETCH WAVEFORMS FOR DIGITAL CONSTANT ON-TIME PFC IN DCM ........ 16

**FIGURE 1-16** INDUCTOR CURRENT EXPERIMENTAL WAVEFORMS FOR ON-TIME PFC IN CCM ...... 17

**FIGURE 1-17** INDUCTOR CURRENT EXPERIMENTAL WAVEFORMS FOR ON-TIME PFC IN DCM ....... 17

**FIGURE 1-18** EFFICIENCY COMPARISON: CONSTANT FREQUENCY VS. CONSTANT ON-TIME ......... 18

**FIGURE 1-19** DIODE REVERSE RECOVERY SKETCH IN THE CCM BOOST PFC ............................ 21

**FIGURE 1-20** COMPARISON OF DIODE REVERSE RECOVER PROCESS: CCM VS. CRM .................... 21

**FIGURE 1-21** CURRENT DENSITY DISTRIBUTION INSIDE THE PIN DIODE .................................. 22

**FIGURE 1-22** SIMPLIFIED CURRENT DENSITY DISTRIBUTION INSIDE THE PIN DIODE ............... 23

**FIGURE 1-23** BOOST CONVERTER SCHEMATIC SKETCHES WITH CASCADE GAN DEVICE ............. 25

**FIGURE 1-24** EFFICIENCY DROP DUE TO INCREASED SWITCHING FREQUENCY ............................. 26

**FIGURE 1-25** SIMULATION FOR BOTTOM SWITCH TURN-ON ....................................................... 27

**FIGURE 1-26** SIMULATION WAVEFORMS OF CCM HARD SWITCHING VS. CRM SOFT SWITCHING .... 27

**FIGURE 1-27** LOSS REDUCTION BY USING THE SOFT SWITCHING TECHNIQUES ............................. 28

**FIGURE 1-28** CURRENT MODE CONTROL SCHEME FOR CRM BOOST PFC ................................. 29

**FIGURE 1-29** VOLTAGE MODE CONTROL SCHEME FOR CRM BOOST PFC ................................. 29

**FIGURE 1-30** WAVEFORMS SKETCH FOR CRM BOOST PFC WITH VOLTAGE MODE CONTROL ........ 30

**FIGURE 1-31** INDUCTOR CURRENT WAVEFORM SKETCH ............................................................. 31

**FIGURE 1-32** COMPARISON OF SIMULATED INPUT CURRENT [33] .................................................. 33

**FIGURE 1-33** PROGRAMMED ON TIME CONTROL WITH NO ZERO CROSSING DISTORTION ............ 34

**FIGURE 1-34** INPUT CURRENT THD IMPROVEMENT WITH PROGRAMMED ON-TIME CONTROL [33] ... 34

**FIGURE 1-35** DM EMI MEASUREMENTS FOR CONSTANT FREQUENCY PFC ................................. 35

**FIGURE 1-36** DM EMI FILTER CORNER FREQUENCY FC VS. SWITCHING FREQUENCY FS ................ 36

**FIGURE 1-37** SWITCHING FREQUENCY PROFILE FOR CONSTANT ON-TIME PFC ......................... 37

**FIGURE 1-38** SWITCHING FREQUENCY VARIES WITH INPUT LINE FOR CRM BOOST PFC ................ 38

**FIGURE 1-39** SWITCHING FREQUENCY VARIES WITH OUTPUT LOAD FOR CRM BOOST PFC ............ 38

**FIGURE 1-40** DM EMI NOISE MEASUREMENT COMPARISONS ....................................................... 40

**FIGURE 1-41** DM QUASI-PEAK EMI NOISE MEASUREMENT FOR 120VAC, 400VOUT, 400W CONSTANT
<table>
<thead>
<tr>
<th>Figure</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1-42</td>
<td>DM QUASI-PEAK EMI NOISE MEASUREMENTS FOR 120VAC, 400VOUT</td>
<td>41</td>
</tr>
<tr>
<td>1-43</td>
<td>BASIC BLOCKS FOR EMI NOISE MEASUREMENT IN AN OFFLINE APPLICATION</td>
<td>41</td>
</tr>
<tr>
<td>2-1</td>
<td>CISPR22 SPECIFIED CONDUCTED EMI NOISE MEASUREMENT SETUP</td>
<td>50</td>
</tr>
<tr>
<td>2-2</td>
<td>CIRCUIT REALIZATION FOR EMI DETECTORS AND SKETCH DIAGRAM FOR NOISE VALUE</td>
<td>51</td>
</tr>
<tr>
<td>2-3</td>
<td>CISPR22 EMC STANDARDS FOR NOISE MEASURED WITH DIFFERENT DETECTORS</td>
<td>52</td>
</tr>
<tr>
<td>2-4</td>
<td>DM EMI NOISE MEASUREMENT SETUP FOR CONSTANT ON-TIME PFC</td>
<td>53</td>
</tr>
<tr>
<td>2-5</td>
<td>SIMPLIFIED DM EMI NOISE EQUIVALENT CIRCUIT FOR CONSTANT ON-TIME PFC</td>
<td>53</td>
</tr>
<tr>
<td>2-6</td>
<td>DM EMI NOISE EQUIVALENT CIRCUIT WITH CURRENT NOISE SOURCE</td>
<td>54</td>
</tr>
<tr>
<td>2-7</td>
<td>INDUCTOR CURRENT SKETCH WAVEFORMS IN CCM AND CRM</td>
<td>54</td>
</tr>
<tr>
<td>2-8</td>
<td>DM EMI NOISE COMPARISONS AT DIFFERENT LOAD CONDITIONS</td>
<td>55</td>
</tr>
<tr>
<td>2-9</td>
<td>QUASI STEADY STATE APPROXIMATION</td>
<td>57</td>
</tr>
<tr>
<td>2-10</td>
<td>Inductor CURRENT SKETCHES FOR CONSTANT ON-TIME PFC IN CCM</td>
<td>58</td>
</tr>
<tr>
<td>2-11</td>
<td>ZOOM-IN AROUND T0 IN FIGURE 2-10</td>
<td>58</td>
</tr>
<tr>
<td>2-12</td>
<td>PEAK NOISE PREDICTION VERIFICATION FOR CONSTANT ON-TIME PFC IN CCM</td>
<td>60</td>
</tr>
<tr>
<td>2-13</td>
<td>EFFICIENCY VS. LOAD IN CONSTANT ON-TIME PFC</td>
<td>62</td>
</tr>
<tr>
<td>2-14</td>
<td>NOISE SPECTRUM VS. ON-TIME IN CONSTANT ON-TIME PFC</td>
<td>63</td>
</tr>
<tr>
<td>2-15</td>
<td>FILTER CORNER FREQUENCY VS. ON-TIME IN CONSTANT ON-TIME PFC</td>
<td>64</td>
</tr>
<tr>
<td>2-16</td>
<td>SWITCHING FREQ. AT DIFFERENT LOAD CONDITIONS FOR CONSTANT ON-TIME PFC</td>
<td>66</td>
</tr>
<tr>
<td>2-17</td>
<td>INDUCTOR CURRENT SKETCH FOR CONSTANT ON-TIME PFC IN DCM</td>
<td>67</td>
</tr>
<tr>
<td>2-18</td>
<td>PEAK NOISE PREDICTION VERIFICATION FOR CONSTANT ON-TIME PFC IN DCM</td>
<td>68</td>
</tr>
<tr>
<td>2-19</td>
<td>PEAK AND QUASI-PEAK NOISE COMPARISON FOR CONSTANT ON-TIME PFC IN DCM</td>
<td>69</td>
</tr>
<tr>
<td>3-1</td>
<td>QUASI-PEAK DM EMI NOISE MEASUREMENT RESULT FOR A 150W CRM PFC</td>
<td>72</td>
</tr>
<tr>
<td>3-2</td>
<td>AVERAGE DM EMI NOISE MEASUREMENT RESULT FOR A 150W CRM PFC</td>
<td>72</td>
</tr>
<tr>
<td>3-3</td>
<td>SIMPLIFIED QUASI-PEAK NOISE MEASUREMENT PROCEDURE</td>
<td>73</td>
</tr>
<tr>
<td>3-4</td>
<td>SIMPLIFIED BLOCK DIAGRAM FOR EMI SPECTRUM ANALYZER IN QUASI-PEAK DETECTION MODE</td>
<td>74</td>
</tr>
<tr>
<td>3-5</td>
<td>ILLUSTRATION OF THE PRINCIPLE OF THE QUASI-PEAK DM EMI NOISE MEASUREMENT FOR BOOST PFC WITH VARIABLE SWITCHING FREQUENCY</td>
<td>75</td>
</tr>
<tr>
<td>3-6</td>
<td>POWER STAGE OF THE BOOST PFC</td>
<td>81</td>
</tr>
<tr>
<td>3-7</td>
<td>INDUCTOR CURRENT SKETCH FOR THE CRM BOOST PFC</td>
<td>81</td>
</tr>
<tr>
<td>3-8</td>
<td>ZOOM-IN AROUND T0 IN FIGURE 3-7</td>
<td>82</td>
</tr>
<tr>
<td>3-9</td>
<td>HARMONIC CURRENT AMPLITUDE AT GIVEN TIME INTERVAL</td>
<td>84</td>
</tr>
<tr>
<td>3-10</td>
<td>HARMONIC CURRENT AMPLITUDE FOR HALF LINE CYCLE</td>
<td>85</td>
</tr>
<tr>
<td>3-11</td>
<td>GAIN CHARACTERISTICS OF IF FILTER SPECIFIED BY IEC CISPR 16-1-1</td>
<td>86</td>
</tr>
<tr>
<td>3-12</td>
<td>PROPOSED GAIN CHARACTERISTICS OF THE INTERMEDIATE FILTER</td>
<td>89</td>
</tr>
<tr>
<td>3-13</td>
<td>OUTPUT OF THE ENVELOPE DETECTOR FOR THE EXAMPLE</td>
<td>90</td>
</tr>
<tr>
<td>3-14</td>
<td>NUMERICAL ALGORITHM DIAGRAM TO CALCULATE QUASI-PEAK NOISE</td>
<td>92</td>
</tr>
<tr>
<td>3-15</td>
<td>QUASI-PEAK NOISE PREDICTION VERIFICATION FOR THE CRM PFC</td>
<td>93</td>
</tr>
<tr>
<td>3-16</td>
<td>DM EMI NOISE PREDICTION AT FULL LOAD WITH V_{RMS}=90V FOR CRM PFC</td>
<td>94</td>
</tr>
<tr>
<td>3-17</td>
<td>DM EMI NOISE PREDICTION AT HALF LOAD WITH V_{RMS}=90V FOR CRM PFC</td>
<td>95</td>
</tr>
<tr>
<td>3-18</td>
<td>CHOOSE RIGHT NOISE POINT TO DESIGN EMI FILTER</td>
<td>96</td>
</tr>
<tr>
<td>3-19</td>
<td>TWO DATA POINTS FOR THE DM EMI FILTER CORNER FREQUENCY</td>
<td>97</td>
</tr>
</tbody>
</table>
FIGURE 4-23 EMI NOISE MEASUREMENTS WITH AND WITHOUT EMI FILTER .............................................. 135
FIGURE 4-24 EMI NOISE COMPARISON BETWEEN TYPE I AND TYPE II EMI FILTER ............................. 135
FIGURE 4-25 SIZE COMPARISON: TYPE I EMI FILTER VS. TYPE II EMI FILTER ........................................ 136
FIGURE 4-26 TYPE II EMI FILTER SIZE COMPARISON: \( L_b = 200\text{NH} \) VS. \( L_b = 300\text{UH} \) ..................... 136
FIGURE 4-27 EMI NOISE MEASUREMENTS WITH AND WITHOUT EMI FILTER AT \( L_b=300\text{UH} \) ............ 137

List of Tables

TABLE 1 HARMONIC CURRENT LIMITS FOR CLASS A EQUIPMENT ................................................................. 6
TABLE 2 CHARACTERISTICS COMPARISON BETWEEN GAN HEMT AND SI MOSFET ................................. 25
TABLE 3 WORST FC FOR DIFFERENT SELECTIONS OF BOOST INDUCTANCE ................................................ 103
TABLE 4 TYPICAL CORE MATERIALS FOR POWER APPLICATIONS ............................................................... 114
TABLE 5 CORE LOSS DENSITY COMPARISON OF FERRITE CORE MATERIAL: 3C96 VS. N97 .................... 117
TABLE 6 CORE SHAPE COMPARISON: PQ 32/20 VS. EFD 30/15/9 ................................................................. 118
TABLE 7 ENERGY START POWER FACTOR REQUIREMENT .............................................................................. 130
TABLE 8 POWER FACTOR SPECIFICATION FOR 300W SERVER APPLICATION ............................................. 130
TABLE 9 SIMULATED THD FOR 300W CRM PFC AT DIFFERENT LOADS ......................................................... 131
TABLE 10 MAXIMUM TOTAL DM CAPACITANCE AT DIFFERENT LOADS ....................................................... 131
TABLE 11 LEAKAGE CURRENT REQUIREMENT BY IEC60950-1 ................................................................. 133
Chapter 1. INTRODUCTION

1.1. Introduction to EMI and EMC

With the development of power electronics technology, electromagnetic interference (EMI) and electromagnetic compatibility (EMC) issues have become more and more important. By definition, Electromagnetic interference (EMI) is “any electromagnetic disturbance that interrupts, obstructs, or otherwise degrades or limits the effective performance of electronics or electrical equipment” [1]. And electromagnetic compatibility (EMC) is defined as “the ability of a device, unit of equipment or system to function satisfactorily in its electromagnetic environment without introducing intolerable electromagnetic disturbances to anything in that environment” [2]. According to the definition above, there are two aspects related to the EMI and EMC: emission and susceptibility. Emission problems are related to the undesired generation of electromagnetic disturbances by certain sources, and to the methods to reduce such generation and to minimize any remaining disturbance energy leaking into the external environment. Susceptibility or immunity problems, in contrast, are related to the correct operation of electronic or electrical equipment, referred as the “victim”, at the presence of unwanted electromagnetic disturbances. In this dissertation, the emission problems and their solutions will be the focus and the susceptibility problems will not be involved.

The emission problems are getting attention in all electronic regions but are appearing to be more and more critical especially in power electronics industry. That is because the high dv/dt nodes and the high di/dt loops in power electronics device are easily becoming the dominant source of the electromagnetic disturbance compared to
other electronic circuits. As an example, Figure 1-1 [3] shows the high dv/dt switching node and high di/dt pulsating current loop in a step-up DC-DC switching mode power supply (Boost converter). For the modern switches with fast switching speed, the dv/dt can be easily more than 10000V/us and the di/dt could be up to 500A/us [4].

![Figure 1-1 High dv/dt node and high di/dt loop in a 12Vin, 24Vout, 5A Boost Converter](image)

The high dv/dt node and the high di/dt loop are noise source. For emission problems, noise propagation paths are also necessary for the “victims” to be “disturbed”. There are
typically three different ways for the noise source to interfere with the victim circuit, and they are, respectively,

1) Conductive coupling
2) Radiated coupling
3) Near field coupling

Conductive coupling means that the noise source interferes with the victim circuit through conductors such as the power cords; radiated coupling means the noise source interferes with the victim circuit through radiation, while the near field coupling includes both the capacitive coupling and inductive coupling, which means the interference happens between the energy storage components in the system.

To regulate the EMI emission, a lot of countries in the world have already published the EMC standards, which specify the maximum emission level of the EMI noise, including but not limit to, EN55022 from Europe, GB9254 from China and FCC part 15 from USA. And for different industrial applications, there are special EMC standards such as the CISPR 22 for information technology equipment and CISPR 25 for Vehicles, boats and internal combustion engines. [5] As an example, Figure 1-2 shows the EMC standard for conducted EMI noise in CISPR 22. [6] Therefore, the purpose of EMI analysis are either to identify the EMI noise source, reduce or eliminate it, or to block the path it propagates and finally to make it pass the EMC regulation.
Figure 1-2 CISPR22 Class A/B EMC standards
1.2. Introduction to Constant On-time Boost PFC

1.2.1. Background and Incentive

In this dissertation, conducted EMI noise analysis is the focus rather than the radiated noise. Two most common applications that conducted EMI noise regulation is applied are offline and automotive applications. However, for automotive applications, different manufactures have their own standards to follow besides CISPR 25. Thus without losing the generality, the offline application is chosen to illustrate the concept in this dissertation. However, the methodology can be easily extended to other applications.

For the offline switch mode power supplies (SMPS), the distributed power system (DPS) has been becoming an industry practice as a systematic solution used in information technology applications [7].

As shown in Figure 1-3, a typical DPS structure which is often found in laptops,
desktops and servers applications could be divided into two parts, the front-end converter and the voltage regulator module (VRM). For the front-end converter, the so called computer power supply, it generally adopts a two-stage approach, with the power factor correction (PFC) converter as the first stage and the DC-DC converter as the second stage.

As the power quality is always a major concern, there are stringent international standards which set limits to the input harmonic currents, such as IEC61000-3-2 [8]. As an example, Table 1 shows the harmonic current limits for the Class A equipment. Therefore, the PFC converter is becoming a common practice and has been widely used in front-end converters to help make the AC input current follow the sinusoidal AC input voltage, and thus meet the harmonic current limits.

Table 1 Harmonic current limits for Class A equipment

<table>
<thead>
<tr>
<th>Harmonic order</th>
<th>Maximum permissible harmonic current</th>
</tr>
</thead>
<tbody>
<tr>
<td>n</td>
<td></td>
</tr>
<tr>
<td>Odd harmonics</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>2.30</td>
</tr>
<tr>
<td>5</td>
<td>1.14</td>
</tr>
<tr>
<td>7</td>
<td>0.77</td>
</tr>
<tr>
<td>9</td>
<td>0.40</td>
</tr>
<tr>
<td>11</td>
<td>0.33</td>
</tr>
<tr>
<td>13</td>
<td>0.21</td>
</tr>
<tr>
<td>15 ≤ n ≤ 39</td>
<td>0.15 (\frac{15}{n})</td>
</tr>
<tr>
<td>Even harmonics</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>1.08</td>
</tr>
<tr>
<td>4</td>
<td>0.43</td>
</tr>
<tr>
<td>6</td>
<td>0.30</td>
</tr>
<tr>
<td>8 ≤ n ≤ 40</td>
<td>0.23 (\frac{8}{n})</td>
</tr>
</tbody>
</table>

For PFC techniques, the boost converter is inborn a good topology since its input
current is continuous and thus there is less input current distortion. For the continuous conduction mode (CCM) boost PFC converter, average current-mode control is one of the most important control schemes. The diagram of the average current-mode control scheme for CCM boost PFC is shown in Figure 1-4 [9]. Through the current feedback loop, the average inductor current (i.e., AC input current) will be forced to follow the current reference, which is proportional to the sinusoidal AC input voltage. Thus the PFC function is achieved.

![Figure 1-4 Average Current Control Scheme for constant frequency Boost PFC](image)

However, with the fast increasing of the power consumption worldwide, the efficiency for the front-end converter is becoming more and more important. As an example, Figure 1-5 shows the increasing efficiency requirement in industry for the front-end converters. The dashed curves in Figure 1-5 show some of the efficiency requirements from organizations such as 80Plus and Climate Savers. The maroon and the pink solid curves in Figure 1-5 are projected DC-DC and PFC target efficiency,
respectively, based on the red solid curve, which is the total target efficiency for the front end converter by some mainstream computer manufacture.

![Efficiency Requirements for the Front-End Converter](image)

Figure 1-5 Efficiency Requirements for the Front-End Converter

However, with the fast increasing of the power consumption worldwide, the efficiency for the front-end converter is becoming more and more important. As an example, Figure 1-5 shows the increasing efficiency requirement in industry for the front-end converters. The dashed curves in Figure 1-5 show some of the efficiency requirements from organizations such as 80Plus and Climate Savers. The maroon and the pink solid curves in Figure 1-5 are projected DC-DC and PFC target efficiency, respectively, based on the red solid curve, which is the total target efficiency for the front end converter by some mainstream computer manufacture.
Figure 1-6 Efficiency comparisons between PFC product and the target

To meet the increasing efficiency requirement, power supply companies are trying to use the cutting-edge technology and the latest generation of power components to reduce the power loss. In Figure 1-6, the measured efficiency of one state-of-art CCM Boost PFC converter with average current mode control is compared with the target PFC efficiency shown in Figure 1-5. Although the full load efficiency of this product has already met the target, it clearly demonstrates that there is a big gap, around 6-7%, at 10% load. Now the light load efficiency improvement becomes the most dominant factor in PFC converter design.
Figure 1-7 shows the comparison of loss break-down in percentage for full load and 10% load conditions in the constant frequency PFC [10]. At full load condition, both conduction loss and switching loss play an important role in the total loss. However, for 10% light load condition, the switching loss is dominant. Therefore to improve light load efficiency, the essential task is to reduce the switching losses. One method which is widely used in VRM converter to improve the light load efficiency is the constant on-time control [11]. As shown as in Figure 1-8, with the constant on-time control, when the load is decreased, the converter will move into discontinuous conduction mode (DCM) and the switching frequency will drop as the load continues decreasing. Since the switching loss is proportional to the switching
frequency, the constant on-time control will definitely help reduce the switching loss and thus increase the efficiency at light load.

So the most straight-forward idea would be borrowing the constant on-time control concept and applying it to the PFC converter. The first concern is then, whether it would be causing any detrimental effects on the power factor, which is the fundamental purpose of the PFC converter.

In Figure 1-9, it shows the sketch waveform of the boost inductor current and its average current, the input current, in a Boost PFC with hysteresis control. With the sinusoidal upper and lower current limit, the input current is equal to half of the sum of the upper and lower limit, which is sinusoidal too. And thus the Boost PFC with hysteresis control can achieve very good power factor [12]. By calculating the on time, the period when the inductor current is rising up, we can see that the on time for the Boost PFC with hysteresis control over the half line cycle is almost constant, with only a little discrepancy near the input current zero crossing. Therefore if we apply the
constant on-time control to the same converter, we can expect the similar input current shape. As a quick verification, Figure 1-10 shows the simulation results of the input current and its harmonic current composition at a 1kW constant on-time PFC converter, which can well meet the IEC61000-3-2 Class A limits.

\[ t_{ON} = \frac{\delta L_p}{V_p - \omega L_p I_p \cot \omega t} \]

Figure 1-9 On time of Boost PFC converter with hysteresis control

Figure 1-10 Harmonic current Simulation of 1kW constant on-time PFC
1.2.2. Constant on-time control implementation and experiment results

Figure 1-11 shows the general analog control diagram for constant on-time PFC converter [13]. Compared with Figure 1-4, both the constant frequency PFC using average current control and the constant on-time PFC utilize a multiplier to generate the current reference from the AC input voltage. However, for the constant on-time PFC, the current reference serves as the valley current limit of the boost inductor current instead of the average inductor current reference in constant frequency PFC using average current control. When the valley current limit is hit and the boost switch is triggered on, the on time will last for a period of preset Ton. Thus the constant on time PFC can save an error amplifier in the control loop.

![Figure 1-11 Analog control schemes for generalized constant on-time PFC](image.png)
Figure 1-12 Typical Sketch Waveforms for Constant On-time PFC in CCM

Figure 1-13 Typical Sketch Waveforms for Constant On-time PFC in Boundary Mode
Figure 1-12 – Figure 1-13 show the sketch waveforms of the constant on-time PFC operating in CCM and critical condition mode (CRM, or boundary mode), respectively. For operation in DCM, the control voltage B will need to go negative and thus it requires a negative voltage auxiliary power supply to serve as the valley current limit, which adds the complexity of the analog controller design.

Figure 1-14 Digital control scheme for generalized constant on-time PFC

To overcome the limitation of the analog control scheme, the digital control is utilized to simplify the control logic. Figure 1-14 and 1-15 is the corresponding digital control scheme for generalized constant on-time PFC and its typical sketch waveforms for Constant On-time PFC in DCM. Instead of relying on the negative analog reference signal, the digital PI and multiplier just generate a negative $i_C$ value to store in the register. When the inductor current is declining and finally reach zero, a digital ramp is added on the negative $i_C$ value and then determine the turning on
instant. Thus the whole control scheme for the CCM, CRM and DCM is unified. And the prototype of the constant on-time PFC converter based on the digital control scheme is built in CPES to verify the concept. Figure 1-16 and Figure 1-17 show the inductor current experimental waveforms for CCM and DCM, respectively, in a 120VAC, 400Vout, 400W constant on-time PFC.

Figure 1-15 Typical Sketch Waveforms for Digital Constant On-time PFC in DCM
Figure 1-16 Inductor current experimental waveforms for On-time PFC in CCM

Figure 1-17 Inductor current experimental waveforms for On-time PFC in DCM
From Figure 1-15 it is clear that the switching frequency is reduced due to the increased dead time in DCM at light load and the zoom-in waveforms in Figure 1-17 prove its validity. Figure 1-18 [14] shows the measured efficiency comparison between constant frequency PFC and constant on-time PFC, both of which are the start-of-art designs in CPES with the same boost inductor and the same peak inductor current. From the comparison we can see that more than 3% efficiency improvement is achieved at around 10% light load and the efficiency curve for the constant on-time PFC is almost flat for the whole load range.

Although the light load efficiency problem is tackled in the constant on-time PFC, which is the original purpose of such control scheme, this is not the end. The EMI performance of such constant on-time PFC [15], which is mandatory from the...
regulation point of view or critical from the design point of view because of the EMI filter design, is not clear yet, which is worth to be further investigated.
1.3. Introduction to Critical Conduction Mode Boost PFC

For the constant on-time PFC converter introduced in Section 1.2, it can operate in continuous current mode (CCM), critical conduction mode (CRM) and discontinuous current mode (DCM) at different load conditions. Particularly, the Critical Conduction Mode Boost PFC has been widely used in industry well before this proposed constant on-time control [21][22][23]. One special merit for CRM Boost PFC is that it relieves the concern of the high frequency EMI noise caused by the reverse recovery procedure of the output diode, which otherwise will be very complicated to deal with. As a very interesting operation mode, some analysis and comparisons are done below between CRM and CCM.

1.3.1. CRM vs. CCM: Negligible output diode reverse recovery

One important benefit of the CRM boost PFC over the traditional constant frequency CCM PFC is its ZCS to minimize the output diode reverse recovery, which not only reduces the reverse recovery related turn-on loss but also reduce the radiated EMI noise [27]. It will be better to understand this procedure with an analytical way to quantify it.

Figure 1-19 shows the typical waveforms of the diode reverse recovery process in a CCM boost PFC and all the relate variables are defined [28]. To calculate the reverse recovery related turning on loss, the key parameter is the total reverse recovery charge, Q_{rr}. The falling slope d\text{d}/d\text{t} of the diode current i_{\text{Diode}} when the main switch Q is turned on is limited by the equivalent parasitic inductance L_{\text{parasitic}}. Since L_{\text{parasitic}} is very small, a huge d\text{d}/d\text{t} up to 500A/us can be expected. However, in a
CRM boost PFC, the $\frac{di}{dt}$ is limited by the boost inductance $L_B$. Figure 1-20 shows the comparison and the difference.

Figure 1-19 Diode reverse recovery sketch in the CCM boost PFC

Figure 1-20 Comparison of diode reverse recover process: CCM vs. CRM

To quantify the small $Q_{rr}$ during the diode reverse recovery in the CRM boost
PFC, we need to review the mechanism of the reverse recovery and apply it to the special conditions in the CRM boost PFC. When the inductor current reaches zero, the diode current $i_{\text{diode}}$ reaches zero too. Before the inductor current can go negative and the diode is reverse biased, the minority charge stored in the diode need to be first removed. There are two mechanisms for the removal of this charge: the passive removal through the recombination inside the diode and the active removal through the diode reverse recovery current [29]. If we define the minority charge for the CCM/CRM boost PFC $Q_0$, the recombination charge is $Q_C$. Then,

$$Q_{rr} = Q_0 - Q_C < Q_0$$  (1-1)

Therefore if we can quantify the value of the $Q_0$, we have got the upper limit of the reverse recovery charge $Q_{rr}$.

![Figure 1-21 Current density distribution inside the PIN diode](image)

As shown in Figure 1-21, inside the PIN diode without any external bias, there is built-in electrical field $V_{PN}$. With the forward bias, the holes in the anode move into the cathode, generating the current $I_P$. The electrons in the cathode move
into the anode, generating the current $I_N$. And the sum of $I_P$ and $I_N$ is equal to the diode forward current. Because the doping concentration of the holes in P$^+$ region is much larger that of the electrons in N region, the density of the electrons, as the minority in the P$^+$ region is much smaller than that of the holes, as the minority in the N region. Then the current density distribution in Figure 1-21 can be approximately simplified as in Figure 1-22.

If we define the number of the total injected holes to the N region at time $t$ as $N_P(t)$, then [30],

$$I_F(t)dt - q \frac{N_P(t)}{\tau_p} dt = qdN_P(t)$$  \hfill (1-2)  

Equation (1-2) can be rewritten as,

$$\frac{dQ_P(t)}{dt} + \frac{Q_P(t)}{\tau_p} - I_F(t) = 0$$  \hfill (1-3)  

Solve equation (1-3) and we can obtain the solution for the minority charge,

$$Q_0 = Q_P(t) |_{t=0} = \tau_p \frac{dI}{dt} (1 - e^{-\frac{\Delta T}{\tau_p}})$$  \hfill (1-4)  

In equation (1-4), all the parameters are available as shown in Figure 1-20 except for the minority carrier life constant $\tau_p$. Since the Qrr information is often available in the diode datasheet with given $di/dt$ in CCM, we can calculate the $\tau_p$ first and then use
it to calculate the Qrr in CRM.

As an example, for the ultra-fast recovery diode MUR860, the Qrr at \( I_F = 8 \text{A} \) and \( \text{di/dt} = 200\text{A/us} \) is 195nC [31]. For the CCM case, the minority charge removal is generally dominated by the reverse recovery current and thus \( Q_0 \approx Q_{rr} = 195\text{nC} \). Therefore the calculated result for the \( \tau_p \) is 40ns for the MUR860. For the CRM boost PFC with the \( L_B = 200\text{uH} \), the max di/dt during the half line cycle is 2A/us. Thus the calculated max \( Q_0 \) is 3.2nC and the max Qrr is even smaller. Another example with the UFRD STTH5L06 gives the result of max \( Q_0 = 6.7\text{nC} \) in CRM, with the minority charge around 200nC in CCM [32]. In a word, the reverse recovery energy is negligible in the CRM boost PFC with several hundred kHz switching frequency, which will be enabling the potential applications with several MHz switching frequency.
1.3.2. CRM vs. CCM: High Frequency Soft-Switching Using GaN Device

Another trend in front-end converter is the more and more demand on smaller size which requires higher and higher power density. With the emerging of the high voltage GaN device, this trend is becoming clearer. Table 2 shows the switching characteristic comparison between GaN HEMT \[16\] and Si MOSFET \[17\].

Table 2 Characteristics comparison between GaN HEMT and Si MOSFET

<table>
<thead>
<tr>
<th>Parameter</th>
<th>GaN HEMT</th>
<th>Si MOSFET (IPP60R160C6)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Static</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(V_{DS})</td>
<td>600V</td>
<td>600V</td>
</tr>
<tr>
<td>(R_{DS})</td>
<td>0.15Ω/0.18Ω</td>
<td>0.14Ω/0.16Ω</td>
</tr>
<tr>
<td>Dynamic</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Q_g)</td>
<td>6.2nC</td>
<td>75nC</td>
</tr>
<tr>
<td>(Q_{gd})</td>
<td>2.2nC</td>
<td>38nC</td>
</tr>
<tr>
<td>(E_{oss})</td>
<td>6uJ</td>
<td>11uJ</td>
</tr>
<tr>
<td>(Q_{oss})</td>
<td>28nC</td>
<td>130nC</td>
</tr>
<tr>
<td>Reverse Operation</td>
<td></td>
<td></td>
</tr>
<tr>
<td>(Q_{rr})</td>
<td>54nC</td>
<td>8200nC</td>
</tr>
<tr>
<td>(t_{rr})</td>
<td>30ns</td>
<td>460ns</td>
</tr>
</tbody>
</table>

It could be seen that with similar \(R_{ds}\), the GaN HEMT device has much smaller gate charge and reverse recovery charge. It is thus desirable to push the switching frequency of the converter higher to reduce the converter size. A boost converter with 200Vin, 400Vout, 1200W full power is built in CPES and the schematic is shown below \[18\].

![Figure 1-23 Boost converter schematic sketches with cascade GaN device](image-url)
However, with hard switching, as the switching frequency increased, the switching loss for GaN device is not negligible yet and causing the efficiency drops rapidly. As an example, Figure 1-24 shows the efficiency drop in 200Vin, 400Vout, 1200W full power boost converter using GaN HEMT devices. By simulation, it is discovered most loss is due to the reverse recovery and energy dissipation in the parasitic output capacitance of the GaN HEMT while top switch turns on, shown as in Figure 1-25. To reduce the turn-on switching loss, soft switching techniques are necessary for converters operating beyond MHz. Figure 1-26 shows the key simulation waveforms of CCM hard switching vs. CRM soft switching. As the comparison, Figure 1-27 shows the loss reduction by using the soft switching techniques.

Figure 1-24 Efficiency drop due to increased switching frequency
Figure 1-25 Simulation for bottom switch turn-on

Figure 1-26 Simulation waveforms of CCM hard switching vs. CRM soft switching
1.3.3. Critical Conduction Mode PFC control scheme

Similarly, to reduce the turn-on loss and further boost the efficiency of the PFC converter, the soft switching techniques are the key. In recent years, the critical conduction mode (CRM) boost PFC converter is drawing more and more attention [19][20]. It is actually operating in the boundary condition of the CCM and DCM [21], and thus also called boundary condition mode (BCM) PFC and could be considered as a special case of the constant on-time PFC. There are two major control schemes for CRM boost PFC, current mode control [22] and voltage mode control [23], shown in Figure 1-28 and 1-29, respectively.
Comparing the two control schemes we can find that both control schemes use an auxiliary winding to detect when the inductor current reach zero to achieve zero current turning-on. The difference is the turning-off mechanism. Shown in Figure 1-30, for the voltage mode control, the on time of the switch is determined by the
control voltage, the output of the voltage loop compensator, and a saw tooth waveform with fixed rising slope. After the switch is turned on, the saw tooth waveform will increase and when it is equal to the control voltage, the switch will be turned off and the saw tooth waveform will be reset to zero. Then the inductor current begins to decrease.

Figure 1-30 Waveforms Sketch for CRM Boost PFC with Voltage Mode Control

(Zooming-in for Valley Switching: $2V_{in} >= V_o$)

For the current mode control, the current reference of the peak inductor current is
obtained by multiplying the sampled input voltage with the control voltage. When the
inductor current is equal to the reference, the switch will be turned off.

Compared with the voltage mode control, the current mode control needs extra
circuits to sample the input voltage and the drain to source current of the switch and
also the multiplier to obtain the current reference. Thus, the simplicity of the voltage
mode control makes it more and more popular, especially in interleaved CRM boost
PFC converters [24][25][26]. Figure 1-30 shows the detailed waveforms in CRM
boost PFC with voltage mode control.

Because of the low bandwidth of the voltage feedback loop in the PFC converter,
the control voltage can be treated as a constant value in a half line cycle, which means
the on time is constant for a half-line cycle. This would guarantee a unit power factor,
theoretically, because, as shown in Figure 1-31,
\[ i_{L_{-avg}}(t) = \frac{1}{2} i_{L_{-peak}}(t) = \frac{1}{2} \frac{T_{on}}{L_B} \frac{v_{in}(t)}{L_B} = \frac{1}{2} T_{on} \frac{\sqrt{2}V_{RMS}}{L_B} \sin(\omega t) \propto \sin(\omega t) \]

(1-5)

And it is also shown in Figure 1-30 that when the inductor current decreases to zero, actually the switch will not be turned on immediately but with a short delay, which allows the boost inductor to be resonant with the parasitic output capacitor of the switch and the parasitic capacitor of the output diode. This resonance will help to reduce the drain to source voltage of the switch and thus reduce the turn-on loss.

Actually, when the instantaneous input voltage is smaller than half of the output voltage \( V_O \), the \( V_{DS} \) can drop to zero and thus zero voltage switching (ZVS) can be achieved. When the instantaneous input voltage is larger than half of the output voltage \( V_o \), valley switching could be achieved, with the minimum \( V_{DS} = 2V_{in}(t) - V_O \) at turning on instant.

However, the portion of small negative resonant current will add to the input current distortion, especially at high frequency operation. Figure 1-32 [33] show the comparison of the simulated inductor current and input current at low frequency operation and high frequency operation. From the simulation it is clear at high frequency operation the magnitude of the negative resonant current becomes not negligible anymore and the non-energy transfer time around line voltage zero crossing in which the average inductor current is zero is dramatically increased. And therefore the total harmonic distortion is dramatically increased. Such distortion can be compensated through programmed on time control, as explained in [34], to purposely increase the on time near the line voltage zero crossing. Figure 1-34 shows the result
[33] after the programmed on time control is applied and we can see that the input current distortion is greatly relieved. For EMI analysis in this dissertation, since the targeted switching frequency range is below 1 MHz, this small negative resonant current is considered zero for simplicity.

Figure 1-32 comparison of simulated input current [33]
Programmed on-time

$V_c$
$V_{SAW}$
Gate
$T_{on}$
$I_{in}$

Figure 1-33 Programmed on time control with no zero crossing distortion

Before
$V_{in}$
$I_{in}$

After
$V_{in}$
$I_{in}$

PF=0.934
THD($I_{in}$)=33.0%

PF=0.998
THD($I_{in}$)=3.20%

Figure 1-34 Input current THD improvement with programmed on-time control [33]
1.4. EMI challenge on constant on-time PFC and CRM boost PFC

For conducted EMI noise, it is often separated to two categories for easier analysis: DM EMI noise and CM EMI noise. There is a lot of academic research and industry practice focusing on CM EMI noise cancellation [35][36], which greatly reduce the size of the necessary CM EMI filter. However, for DM EMI noise, since it shares the same path with the active power transmission, it is usually very hard to do the noise cancellation. Most of the time, it is solely dependent on the DM EMI filter to attenuate the noise. In this dissertation, the discussion of the EMI noise analysis will mainly focus on the DM EMI noise, though the methodology can be also applied to the CM EMI noise.

Figure 1-35 DM EMI noise measurements for constant frequency PFC

Figure 1-35 shows the measured DM EMI noise spectrum for a constant frequency PFC with \( f_s = 130 \text{ kHz} \). From the measurement we can see that for constant frequency PFC, the noise spectrum is mainly comprised of several discrete noise
peaks at the fundamental switching frequency and its harmonic frequencies. For CISPR 22, because the standard starts to regulate the EMI noise from 150 kHz, we don’t need to worry about the noise peak at 130 kHz. And thus the noise peak caused by the second order harmonics will be the dominant factor for EMI filter design. By applying the Fourier analysis to the constant frequency noise source, it is straight-forward to abstract the amplitude of the second order harmonics, which is corresponding to the noise peak at 260kHz. And further, for given EMI filter structure, the corner frequency of the EMI filter for the constant frequency PFC converter can be obtained. Figure 1-36 shows the relationship between EMI filter corner frequency and the switching frequency, which can be taken as the DM EMI filter design guidance for constant frequency PFC [37].

![Figure 1-36 DM EMI filter corner frequency fc vs. switching frequency fs](image)

Figure 1-36 DM EMI filter corner frequency fc vs. switching frequency fs
1.4.1. Variable switching frequency and wide frequency range

However, the case for constant on-time PFC and CRM Boost PFC is totally different. Equation (1-6) is the equation for the switching frequency of the constant on-time PFC in CCM over a half line cycle.

\[ f_s(t) = \frac{1}{T_{on}} \left(1 - \frac{V_{in}(t)}{V_o}\right) \]  \hspace{1cm} (1-6)

And thus the maximum and minimum switching frequency is, respectively,

\[ f_{s\text{-max}} = \frac{1}{T_{on}} \] \hspace{1cm} (1-7)

\[ f_{s\text{-min}} = \frac{1}{T_{on}}(1-\sqrt{2}\frac{V_{in\text{-rms}}}{V_o}) \] \hspace{1cm} (1-8)

Therefore, the switching frequency is variable during the half line cycle and also dependent on the AC line RMS voltage and the on time selection Ton. The maximum switching frequency is determined by the on time and the minimum switching frequency always happen at the peak input voltage. Figure 1-37 shows the switching frequency profile with different input line and different on time selection. At high line with Ton = 4us, the switching frequency varies in a large range from around 50 kHz to 250 kHz.
As for CRM Boost PFC, similar equations for the switching frequency can be derived and as shown in Figure 1-38 and Figure 1-39, it not only varies with the input line voltage, but also varies with load conditions. The frequency range can
be a very wide range from around 40 kHz to roughly 600 kHz.

Variable switching frequency and wide frequency range bring several obvious challenges. First, because the switching frequency is variable during the half line cycle, it is impossible to directly apply the Fourier analysis or even double Fourier analysis to the noise source, making the analytical investigation difficult to move forward. On the other hand, because the switching frequency is also dependent on the input line conditions and other design parameters, these variables make the evaluation of the complete EMI performance rather complex and time consuming if done by EMI measurements.

Second, because of the large switching frequency range, the fundamental noise component and its each order harmonics may overlap with each other, which makes it harder to play the strategy of selecting suitable switching frequency to improve EMI performance. As an example, Figure 1-40 shows the DM EMI noise comparison between constant frequency PFC and constant on-time PFC. For the constant frequency PFC, it is an easy decision to make the switching frequency a little blow 150 kHz, for example 130kHz in this case, to avoid EMC regulation starting from 150 kHz. However, for the constant on-time PFC, effort to make the fundamental components below 150 kHz will move the second order harmonics close to or even cross the 150 kHz. Therefore, frequency selection or design strategy need to be adjusted based on thorough EMI analysis.
1.4.2. Load dependent switching frequency

Another EMI challenge for constant on-time PFC and CRM Boost PFC is that their switching frequency are both load dependent, but in a different way. For constant on-time PFC, it can be illustrated from Fig. 1-15: as the converter moves into DCM mode, further decrease on load will increase the dead time and thus decrease the switching frequency. However, for the CRM Boost PFC, the switching frequency will increase as the load decreases as shown in Fig. 1-36. No matter how the switching frequency changes with the load, the load dependent switching frequency make it rather difficult to get the worst case scenario of the EMI performance, even for a fixed input line condition (in the US or Japan, etc.). As an example, Figure 1-41 and Figure 1-42 show the DM quasi-peak EMI noise measurements at conditions corresponding to the test set up at Figure 1-16 and Figure 1-17.
Figure 1-41 DM Quasi-peak EMI noise measurement for 120VAC, 400Vout, 400W Constant On-time PFC

Figure 1-42 DM Quasi-peak EMI noise measurements for 120V AC, 400V out, 40W Constant On-time PFC

40W Constant On-time PFC
As shown in Figure 1-41, at full load condition, the constant on-time PFC needs at least 73dB attenuation at 182 kHz to meet the EMC standard. This requires a two stage \( \pi \)-filter with the corner frequency of 34 kHz. For light load condition as shown in Figure 1-42, it needs at least 67dB attenuation at 150 kHz to meet the EMC standards. This requires a two stage \( \pi \)-filter with the corner frequency of 32 kHz. Although the absolute maximum noise magnitude above 150 kHz for the full load condition (137dBuV) is higher than that of light load condition (133dB), the noise spectrum at the light load condition actually requires a larger DM EMI filter (lower corner frequency) and thus is a worse case. This is contradictory to our experience in the constant frequency PFC converter. In the constant frequency PFC, the worst case of the DM EMI noise always happens at the full load conditions. In constant on-time PFC, it seems the same conclusion cannot apply and we don’t have a clue yet when the worst case of DM EMI noise will happen.

Similar surprise exists in CRM Boost PFC, but in a different way. To analyze and compare the EMI performance at different load conditions without suffering in numerous and time-consuming EMI measurements, an analytical model to quantify the DM EMI noise needs to be developed.

1.4.3. Inductor dependent switching frequency

For CRM Boost PFC, there is one specialty that differentiate it from constant frequency PFC and constant on time PFC. And that is its switching frequency is always related to the inductance of the boost inductor, one of the main passive components in the boost PFC converter design.
With a brief derivation and simplification based on the control scheme introduced in Figure 1-30, the switching frequency of the CRM Boost PFC can be written as,

\[
f_s(t) = \frac{V_{in}^2(V_o - \sqrt{2}V_{in}\sin(t))}{2L_B P_o V_o}
\]  

As shown in equation (1-9), the switching frequency is inverse proportional to the inductance of boost inductor \(L_B\). Therefore, the design of the boost inductor is not only related to the power converter efficiency anymore, but also related to the frequency distribution of the EMI noise spectrum. Such characteristics enforce the designer of the power converter to consider the influence of the inductance selection on the EMI performance at the very beginning stage of the power converter design and make the design process of the power stage more challenging. However, it also leaves an opportunity to optimize the total solution ahead of time and avoid the time wasting on the iterative design of the EMI filter.

Since the CRM Boost PFC is already widely used in industry for many years, the focus of the EMI analysis for CRM PFC will be on how to make an optimized EMI filter design, which is rather important for the purpose of the high power density design with the trend of high frequency soft switching PFC converter using the GaN devices. Therefore, to avoid either the over-design or the under-design, the worst case of the DM EMI noise spectrum should be investigated and abstracted, which was seldom targeted in the previous research [38][39]. The author hopes to make some development and contributions on this area. A novel mathematical analysis method is thus proposed in this dissertation to overcome the challenge.
1.5. Traditional Conducted EMI filter design

The traditional way to design the EMI filter is first to test the conducted EMI noise of the converter without the EMI filter. Then compared with the standard, the attenuation required at certain frequency is obtained. Then the EMI filter structure and specific filter components are selected such that required attenuation could be achieved. At last, the conducted EMI noise of the converter with the EMI filter is tested to make sure it is below the standard with enough margins.

The first disadvantage of the EMI noise measurement based EMI filter design is that it is complex and high cost. As we have already investigated and shown in Figure 1-43, the LISNs, the noise separator and the spectrum analyzer are the basic equipment necessary for the EMI noise measurement, which means a lot of initial investment and more future maintenance expense that cannot be afforded by small companies or start-up companies, let alone to mention the EMI chamber with low background noise.

Figure 1-43 Basic blocks for EMI noise measurement in an offline application
The second disadvantage of the traditional method is the long design time. The most part of the design procedure is that a prototype converter need to be implemented, which often takes weeks to months, depending on the complexity of the converter itself. And what is worse, the prototype is usually and has to be designed without any information of the EMI filter. Thus after the EMI filter is designed and implemented, if the total size of the prototype converter and the EMI filter is out of specification, then either the prototype or the EMI filter need to be redesigned. With the prototype converter already implemented, it is often very difficult to further optimize the size and the weight of the EMI filter, and that means quite often the prototype converter itself needs to be redesigned, and several iterations might be necessary to get the correct balanced design or optimized design if possible. More time and cost could be expected. Thus EMI filter design without building the prototype converter would mean great time and cost savings. However, without the physical presence of the prototype converter, we cannot rely on the EMI noise measurement to design the EMI filter.

Simulation method is often used in order to achieve the above mentioned goal. However, power electronics simulation software such as the SABER, the Matlab and the Simplis could only deal with the EMI noise with fixed fundamental frequency and only the peak noise results are available. And EM analysis software such as the EMPro 3D from Agilent requires the complex 3D model of the converter and is mainly for the radiated noise and signal integrity. To develop a general method for constant frequency and variable frequency converters and for different EMI noise detections, the mathematical analysis for the conducted EMI noise prediction would be necessary.
Because the PFC converters are widely used in offline applications, there is a lot of research work being done in the region of EMI analysis for PFC converters [40][41][42][43]. However, all of these research papers are targeting on the EMI characteristics of the CCM boost PFC. The analytical method adopted in these papers generally is the time domain waveform simulation plus the fast Fourier transformation. However, for waveforms with variable switching frequency, fast Fourier transformation would not apply. And there is little research focusing on the EMI characteristics of the PFC converters with variable switching frequency.

In [44], ripple current of the CRM boost PFC is analyzed and DM EMI filters made for CRM boost PFC and CCM boost PFC are compared. However, harmonic current information of the ripple current is not enough to differentiate the EMI performance and thus cannot be directly used to design the DM EMI filter. Meanwhile, the DM EMI filter designed for the CRM boost PFC in this paper is based on one DM EMI noise measurement result at full load conditions, which is not sure yet to be the worst case.

In [45], the EMI performance of a DCM boost PFC with variable switching frequency control is evaluated based on circuit simulation and measurements. This paper focuses on the high frequency EMI noise reduction by proper packaging and PCB layout. More characteristics and EMI filter design criteria for PFC with variable switching frequency still need to be identified.

EMI noise measurements, which are usually used in EMI noise analysis for CCM boost PFC, are definitely the most accurate and reliable tools to investigate the EMI
performance. However, for CRM boost PFC, which is rather unclear in EMI characteristics, it would be quite a time-consuming process to do the investigation based on measurements.

In [46][47][48], different cancellation techniques are introduced to reduce the CM EMI noise. These techniques are based the CM current balance concept, which could be easily to apply to CRM boost PFC to attenuate the bare CM EMI noise. This will aggravate the concern for the DM EMI noise in CRM boost PFC, for which there is no easy way to cancel.

A possible way for ripple current cancellation is to use interleaving techniques. In [49], a novel interleaving technique is used to improve the EMI performance for the constant frequency CCM boost PFC. The impact of the interleaving techniques on the EMI performance for the CRM boost PFC still needs to be clarified.
1.6. Dissertation organization

The objective of this dissertation is to characterize the DM EMI noise of the constant on-time PFC and the CRM boost PFC converter and optimize the design procedure of the EMI filter for the front-end converter.

In Chapter 2, based on the investigation of the function of the EMI spectrum analyzer, different noise detection modes is introduced. Analysis of the DM EMI noise with peak detection for the constant on-time PFC is discussed. A couple of important approximations to simplify the prediction process are proposed. Experiments are carried out to verify the validation of those approximations, which would benefit the later work.

In Chapter 3, the quasi-peak detection, which is specifically required in most EMI regulation standards, is investigated for proper design of the EMI filter and a simplified detection block diagram is obtained. A complete approximate model is derived to predict the quasi-peak DM EMI noise for the CRM boost PFC. Experiments are carried out to verify the validity of the prediction. Based on the DM EMI noise prediction obtained from the approximate mathematical model for CRM boost PFC, worst case analysis is carried out and the worst DM EMI noise case for all the input line and load conditions can be found. With the same concept, the EMI noise characteristics of the interleaved CRM boost PFC are analyzed and the impact of interleaving techniques on its EMI performance is clarified.

In Chapter 4, based on the worst case analysis developed in Chapter 3, criteria to ease the DM EMI filter design procedure of the CRM boost PFC are given for different
boost inductor selection. Optimized design procedure of the EMI filter for the front-end converter is discussed. Experiments are carried out to verify the validity of the design procedure.

Chapter 5 is the summary. Limitation of the prediction model is explained and plan for future work is proposed.
Chapter 2. DM EMI Noise Analysis for Constant On-Time PFC

2.1. EMI Detectors in the Spectrum Analyzer

The conducted EMI noise measurement setup specified in CISPR 22 for information technology equipment is shown in Figure 2-1 [50]. After the DM EMI noise and the CM EMI noise are separated by the noise separator, now we can start measuring the original DM or CM EMI noise using the spectrum analyzer. This dissertation is not the handbook for the spectrum analyzer and in no sense it will cover all the details of the spectrum analyzer. However, the concept of the EMI detectors in the spectrum analyzer is a very important one for the EMI noise measurement and will be introduced here.

Figure 2-1 CISPR22 specified conducted EMI noise measurement setup
EMI detectors are used to detect certain characteristics of the applied input noise signal in EMI noise measurement. In concept, the detector can be either an electronic circuit or a program algorithm, dependent on whether it is an analog spectrum analyzer or a digital spectrum analyzer. There are three different types of EMI detectors, namely, the peak detector, the quasi-peak detector and the average detector. By definition, a peak detector is the detector with the output voltage of which is the peak value of an applied input noise signal. A quasi-peak detector is the detector with the output voltage of which is a fraction of the peak value and the fraction determined by the repeating frequency of the envelope of the applied input noise signal, a weighing factor that was first developed in AM radio and believed to better indicate the subjective annoyance level experienced by a listener hearing impulsive interference. And an average detector is the detector with the output voltage of which is the average value of the envelope of the applied input noise signal. Each EMI detector is not arbitrarily designed but need to follow the specification of the corresponding EMC standard. The EMI noise measured with different EMI detectors thus can be categorized as the peak noise, the quasi-peak noise and the average noise, respectively. Figure 2-2 shows the potential circuit realization of each detector and the sketch diagram for the measured noise value [51].

Figure 2-2 Circuit realization for EMI detectors and sketch diagram for noise value
It is noticeable that the noise values measured with different EMI detectors are different (generally peak noise $\geq$ quasi-peak noise $\geq$ average noise), and also the maximum limit for each type of measured noise is different. In EMC standards such as CISPR 22 and CISPR 25, they are indeed discriminated. Figure 2-3 shows that the peak and quasi-peak noise share the same limit while the average noise has a limit 10dB lower in CISPR 22. In CISPR 25, all of the three types of measured noise have its own limit different with each other. These subdivisions in the EMC standard sometimes play an important role in how to design the power converter and its EMI filters.

Based on Figure 2-3, it is clear that if peak noise is below the limit, the quasi-peak noise will definitely meet the standard. However, since the limit of the average noise is 10dB lower, it doesn’t hold true even if the average noise is always lower than peak noise. And because the magnitude of quasi-peak noise and the average noise both have theoretical relationship with peak noise, as the initial step, peak noise is the straight-forward evaluation of the annoyance level of the noise and will be taken care in the next section.
2.2. DM EMI Peak Noise Analysis for Constant On-time PFC in CCM

2.2.1. Quasi Steady State Approximation

The circuit diagram for the DM EMI noise measurement is shown in Figure 2-4, which is a redrawn diagram from Figure 1-38 using the noise separator and without considering the CM EMI noise propagation path. And accordingly, the simplified DM EMI noise equivalent circuit is drawn as in Figure 2-5.

For constant frequency PFC noise analysis, the high voltage square waveforms at the switching node are usually considered as the dominant noise source for both CM and DM EMI noise. However, unlike the CM EMI noise, for the DM EMI noise, the input AC line voltage also acts on the boost inductor and has direct impact on the DM EMI network. A better demonstration will be using the inductor current as the noise
source and the modified equivalent circuit is shown in Figure 2-6, where $i_N$ is the inductor ripple current.

![Figure 2-6 DM EMI noise equivalent circuit with current noise source](image)

The advantage of the equivalent circuit in Figure 2-6 is that it avoids the process of discussing the design details of the boost inductor. As long as the inductor current information is available, then the DM EMI noise can be analyzed. Figure 2-7 shows the inductor current sketch in CCM and CRM.

![Figure 2-7 Inductor current sketch waveforms in CCM and CRM](image)
As shown in Figure 2-7, as long as the constant on-time PFC converter is operating in CCM&CRM, at any time in the half-line cycle, the ripple current should have the same frequency and the same magnitude, according to equation (2-1).

\[ i_{\text{ripple}}(t) = \frac{V_{\text{in,rec}}(t)}{L} T_{\text{on}} \]  

(2-1)

Therefore, the inductor ripple current is theoretically identical and according to the equivalent circuit in Figure 2-6, we should be able to make the assumption that the DM EMI noise be the same for different load conditions at given input line voltage and on time selection. Figure 2-8 show the measurement results of the DM peak EMI noise at different load conditions and they are almost identical.

![Figure 2-8 DM EMI noise comparisons at different load conditions](image)

Figure 2-8 prove the validity of using the inductor ripple current as the current noise source. Since the noise source is properly identified, the next step would be how to properly analyze the inductor ripple current with different frequency over the
half-line cycle.

In Section 2.1 we have introduced the peak detector in the spectrum analyzer which is used to measure the peak EMI noise. Functionally, the spectrum analyzer is to process the input noise signal and try to capture and hold the maximum value of the harmonic component for given frequency. It doesn’t necessarily capture the maximum value at one time but continually update the value while time moves on. Therefore, the spectrum analyzer not only knows the frequency domain information in the input noise signal but also knows its time domain information. In contrast, Fourier analysis theoretically requires the signal with unlimited time to be applied to and thus has the complete frequency domain information but no time domain information. Mathematically, the behavior of the peak noise measurement can be well described by the short time Fourier analysis, which is the time-frequency joint analysis and rather complicated [52]. Therefore, in this dissertation, combining the characteristics of the switching mode power supply, the Quasi Steady State approximation is proposed to analyze the input noise signal, the inductor ripple current, with variable frequency.

Figure 2-9 demonstrate the analysis procedure with the quasi steady state approximation. In order to quantify the noise component at fs, pick the triangular inductor ripple current with the switching period Ts (= 1/fs). Because the switching frequency is generally much higher than the line frequency, in a short time interval of the half-line cycle, there are many triangular inductor ripple current with similar switching period and similar magnitude. Approximately, they can be taken as the periodical signal and have the Fourier analysis applied. As the window of the short time interval moves forward in the half-line cycle, the noise at different frequency could be abstracted.
2.2.2. Peak EMI noise prediction for constant on-time PFC in CCM

In constant on time PFC, the switching frequency is variable over a half line cycle. When the circuit operates in CCM,

\[ f_s(t) = \frac{1}{T_s(t)} = \frac{1-V_{in}(t)/V_o}{T_{on}} = \frac{1-\sqrt{2}V_{rms}}{T_{on}} \sin(o t)/V_o \]

(2-2)

Where, \( V_{rms} \) is rms value of the rectified input voltage.

Thus the minimum and maximum switching frequencies are, respectively,

\[ \min f_s = \frac{1-\sqrt{2}V_{rms}}{T_{on}}/V_o \quad \max f_s = \frac{1}{T_{on}} \]

(2-3)

However, based on the Quasi-Steady-State assumption, within a very short time
interval, the PFC can be seen as a boost converter with constant input voltage. Thus
the inductor current ripple can be considered as periodical triangular waveform during
the short time interval. The inductor waveform sketch in CCM is drawn in Figure
2-10 and a zoomin in around \( t_0 \) is shown in Figure 2-11.

\[ i_{L} \]

Figure 2-10 Inductor Current Sketches for Constant On-time PFC in CCM

\[ i_{L} \]

Figure 2-11 Zoom-in around \( t_0 \) in Figure 2-10

\( irp \) is defined as the ac ripple current.

In Figure 2-11, the rising slope of the ripple current is,
\[ S_r = \frac{V_{in}(t)}{L_B} = \left(1 - \frac{T_{on}}{T_s(t)}\right) \frac{V_o}{L_B} \quad (2-4) \]

And the falling slope of the ripple current is,

\[ S_f = \frac{V_o - V_{in}(t)}{L_B} = \frac{T_{on}}{T_s(t)} \frac{V_o}{L_B} \quad (2-5) \]

Then the ripple current in a switching cycle can be expressed as,

\[
\begin{align*}
    i_{rp}(\tau) = & \left\{ \begin{array}{ll}
        S_r \cdot \tau - \frac{1}{2} S_r \cdot T_{on} = & \frac{V_o}{L_B} \left(1 - \frac{T_{on}}{T_s(t)}\right) \tau - \frac{1}{2} \frac{V_o}{L_B} \left(1 - \frac{T_{on}}{T_s(t)}\right) T_{on} & 0 \leq \tau < T_{on} \\
        \frac{1}{2} S_r \cdot T_{on} - S_f \cdot (\tau - T_{on}) = & \frac{V_o}{L_B T_s(t)} \tau + \frac{1}{2} \frac{V_o}{L_B} \left(1 + \frac{T_{on}}{T_s(t)}\right) T_{on} & T_{on} \leq \tau < T_s(t)
    \end{array} \right.
\end{align*}
\]

(2-6)

Apply Fourier analysis to the ripple current and the harmonic current amplitude can be derived as,

\[
|i_k(f_s(t))| = \frac{1}{k^2} \frac{V_o}{L_B} \frac{1}{2\pi^2 f_s(t)} \left| e^{-jk2\pi f_s(t)T_{on}} - 1 \right| \quad (2-7)
\]

Where, \( k \) is the order number of harmonic current and \( k=1,2,3\ldots \)

Equation (2-7) is the noise source expression for constant on-time PFC in CCM, which is an explicit equation of the \( f_s(t) \).

With the equation of harmonic current amplitude, the DM EMI peak noise now can be calculated. Figure 2-12 shows the comparison between the measured DM peak noise and the predicted DM peak noise. As an example, for the constant on-time PFC with \( T_{on} = 7.1\mu s \) and \( V_{IN} = 110V_{\text{RMS}} \) in CCM, the switching frequency range is from 90 kHz to 140 kHz. In order to predict the noise at 200 kHz, the amplitude of the second harmonic current of the 100 kHz inductor ripple current needs to be calculated.
as equation (2-8).

\[ I_{\text{ripple}_{k=2}} \left(2\pi \times 100\text{kHz}\right) = 0.317\text{A} \quad (2-8) \]

Because the switching frequency range is from 90 kHz to 140 kHz, the 100 kHz inductor ripple current is the only noise source of which the second order harmonics can have contribution to the noise at 200 kHz, thus the calculated value based on the equation (2-8) will be the peak noise magnitude at 200 kHz. For another example, consider the peak noise at 400 kHz. Because both the third order harmonics of the 133.3 kHz inductor ripple current and the fourth order harmonics of the 100 kHz inductor ripple current can contribute to the noise at 400 kHz, two calculations need to be carried out, as equation (2-9) and (2-10).

\[ I_{\text{ripple}_{k=3}} \left(2\pi \times 133.3\text{kHz}\right) = 0.06\text{A} \quad (2-9) \]

\[ I_{\text{ripple}_{k=4}} \left(2\pi \times 100\text{kHz}\right) = 0.046\text{A} \quad (2-10) \]

Figure 2-12 Peak noise prediction verification for constant on-time PFC in CCM

Because the 3\textsuperscript{rd} harmonic current of the 133.3 kHz inductor ripple current is
larger than the $4^{th}$ harmonic current of the 100 kHz inductor current ripple and they are happening at different time instant, the peak detector will hold the maximum value while it is processing the input harmonic current signal and thus the calculated value based on the equation (2-9) will be the peak noise magnitude at 400 kHz.

Going through the same procedure from 100 kHz to 1 MHz, the predicted noise spectrum is obtained. We can see that the predicted peak noise matches the measurement very well and thus will be helpful in DM EMI filter design. One obvious question will be, why not making the noise prediction for the whole noise spectrum from 150 kHz to 30 MHz. The answer is, for high frequency EMI noise more than 1 MHz, the parasitic parameter in the converter will gradually come in and play a more and more important role at frequency higher than 10 MHz. As shown in [53], the EPC of the boost inductor has dramatic influence on the high frequency DM EMI noise. To make the prediction on high frequency DM EMI noise, the equation (2-6) and (2-7) which is to describe the noise source, the inductor ripple current, are not accurate anymore, let alone that there are more other parasitic parameters. And abstracting those parasitic parameters from the converter is not a topic in this dissertation. Luckily, the predicted noise spectrum will still be useful to help design the EMI filter which will be able to handle the EMI noise up to 1 MHz.
2.3. On time design based on the predicted EMI noise

One benefit of the EMI noise prediction on the constant on-time PFC is to help to pre-select the value of the on-time. As shown in Figure 1-14, the on-time is the solely crucial design parameter in the constant on-time PFC. Before, when the EMI noise could not be predicted, the efficiency is the only factor which could be considered to determine the selection of the on-time. Now we add another factor to make the on-time selection more reasonable and complete.

![Graph showing Efficiency vs. load in constant on-time PFC](image)

Figure 2-13 Efficiency vs. load in constant on-time PFC

Figure 2-13 shows the efficiency profile for different on-time selections in constant on-time PFC at low line, with the constant frequency case (pink curve) as the reference. From the profile we can see that, when on time is as small as 4us, the efficiency suffers at medium load due to relatively high switching frequency. Increasing the on-time from 4us to 6us, the efficiency improves from medium load to full load and is close to the constant frequency case. The on-time of 8us gives the best
results and beats the constant frequency case for the whole load range. However, further increasing the on-time from 8us to 10us will not improve but deteriorate the efficiency performance due to relatively large current ripple. Figure 2-13 shows us a strong image that 8us is the optimized on-time choice, solely for the purpose of the efficiency. While 8us is definitely a good candidate, it will be better if we can check other performance criteria, such as the related EMI filter size, or the EMI spectrum, using the peak EMI noise prediction.

![Figure 2-14 Noise spectrums vs. on-time in constant on-time PFC](image)

Figure 2-14 shows the DM EMI noise spectrums for different on-time selections in constant on-time PFC at low line, CCM. From the figure we can see that, when the on-time is 4us, the minimum switching frequency is 150kHz and thus the first noise peak just falls on 150 kHz, the beginning frequency that the EMI standard starts to regulate the EMI noise. Increasing the on-time from 4us to 7.1us, the switching frequency decreases with the maximum switching frequency equal to 150 kHz and thus the fundamental harmonics components falls out of the EMI regulation. The EMI
filter now needs to be designed based on the second order harmonics components. Further increasing the on-time from 7.1us to 10us, the switching frequency will keep decreasing and the second order harmonics components will move left and 150kHz will fall within the second order harmonic components. As shown in Figure 2-14, the three dark solid points are the noise points which determine the size of the EMI filter for each on-time selection. It is clear that comparing Ton=4us with Ton=10us, the noise at Ton=4us requires more attenuation at the same frequency 150 kHz. Thus Ton=10us is a better choice than Ton=4us with regard to the EMI performance, although it has much larger inductor current ripple. However, for Ton=7.1us, it does have a lower noise magnitude at a higher frequency, but it will be dependent on the EMI standard to determine its relative advantage over Ton=10us.

Figure 2-15 Filter corner frequency vs. on-time in constant on-time PFC

Figure 2-15 shows the filter corner frequency of the required EMI filter for different on-time selections in constant on-time PFC at low line, CCM. The filter corner frequency is generally used as a parameter to determine the size of the EMI
filter; the larger the filter corner frequency, the smaller the EMI filter size [54]. More
detailed derivation on filter corner frequency will be presented in next chapter. As
shown in Figure 2-15, when Ton is below 4us, the minimum switching frequency is
higher than 150 kHz. Therefore decreasing Ton means moving the noise spectrum
farther away from 150kHz and thus the corresponding filter corner frequency will
become larger (the size of the required EMI filter will become smaller). From 4us to
6.44us, the impact of the fundamental harmonics components is fading out while the
second order harmonics components have not yet come in to play a role, and thus
increasing the Ton will help increase the filter corner frequency. From 6.44us to 10us,
the second order harmonics components have already played a role. Continuing to
increase Ton means moving the noise spectrum closer to 150 kHz and thus the
corresponding filter corner frequency will become smaller. Since choosing Ton that is
smaller than 4us means much higher switching frequency and switching loss, the
reasonable optimized on-time should be within the range between 6.44us and 8us,
combining the efficiency performance previously discussed and the EMI performance.
Further optimization should be relying on the specific trade-off of the efficiency and
the power density.
2.4. EMI noise spectrum for constant on-time PFC in DCM

The main advantage of the constant on-time PFC over the constant frequency PFC is that at light load the switching frequency of the constant on-time PFC will decrease automatically and thus it can save the switching loss. Figure 2-16 shows the switching frequency profile of the constant on-time PFC at different load conditions with \( T_{on}=6.44\mu s \). When the load decreases, the constant on-time PFC will finally operate in DCM and the ripple current is changed. The switching frequency in DCM is reduced but still high and variable as in CCM. Essentially, the Quasi Steady State Approximation should be still qualified to be applied to the noise prediction in DCM operation.

\[ \text{Vin} = 110\text{Vrms}, \; L_B=270\mu H, \; T_{on}=6.44\mu s \]

Figure 2-16 Switching freq. at different load conditions for constant on-time PFC

The inductor current waveform sketch in DCM is shown in Figure 2-17. Compared with that in CCM case, for the ac current ripple, the difference is the added-in dead time \( T_{\text{dead}} \). Based on the power balance in a half line cycle, the dead
time can be approximately described as,

\[ T_{\text{dead}}(t) \approx \frac{2\sqrt{2}}{\pi} \frac{V_o}{V_{\text{rms}}} \frac{V_{\text{in}}(t)}{V_o - V_{\text{in}}(t)} \left( \frac{V_{\text{rms}}T_{\text{on}}}{2LBP_o} - 1 \right)T_{\text{on}} \]  

(2-11)

Figure 2-17 Inductor Current Sketch for Constant On-time PFC in DCM

Then the ripple current in a switching cycle can be expressed as,

\[ i_{rp}(\tau) = \left\{ \begin{array}{ll}
\frac{V_o}{L_B} \left(1 - \frac{T_{\text{on}}}{T_s(t)}\right)\tau & 0 \leq \tau < T_{\text{on}} \\
\frac{V_o}{L_B} \left(-\frac{T_{\text{on}}}{T_s(t)}\right) + \frac{V_o}{2L_B} \left(1 + \frac{T_{\text{on}}}{T_s(t)}\right)T_{\text{on}} & T_{\text{on}} \leq \tau < T_s(t) - T_{\text{dead}}(t) \\
-\frac{V_o}{2L_B} \left(1 - \frac{T_{\text{on}}}{T_s(t)}\right)T_{\text{on}} & T_s(t) - T_{\text{dead}}(t) \leq \tau < T_s(t)
\end{array} \right. 
\]

(2-12)

Apply Fourier analysis to the ripple current equation (2-12) and the harmonic current amplitude can be derived as,

\[ |i_k(f_s(t))| = \frac{1}{k^2} \frac{V_o}{L_B} \frac{1}{2\pi^2 f_s(t)} \left| e^{-jk2\pi f_s(t)T_{\text{on}}} - 1 \right| \frac{T_{\text{on}}}{T_s(t) - T_{\text{dead}}(t)} \left| e^{-jk2\pi f_s(t)(T_s(t) - T_{\text{dead}}(t))} - 1 \right| 
\]

(2-13)

Where, \( k \) is the order number of harmonic current and \( k = 1, 2, 3 \ldots \) and \( T_s(t) - T_{\text{dead}}(t) \) can be expressed as a function of \( f_s(t) \) as,
\[ T_s(t) - T_{\text{dead}}(t) = \frac{1}{f_s(t)} - M \cdot T_{on} \]

Where, \( M \) is a constant and,

\[ M = \frac{2\sqrt{2}}{\pi} \frac{V_o}{V_{\text{rms}}} \left( \frac{V_{\text{rms}} \cdot 2T_{on}}{2L_B P_o} - 1 \right) \]

Equation (2-13) is the noise source expression for constant on-time PFC in DCM. Since \( T_s(t) - T_{\text{dead}}(t) \) can be expressed as a single variable function of \( f_s(t) \) as shown in Equation (2-14), Equation (2-13) is an explicit equation of the \( f_s(t) \).

Figure 2-18 Peak noise prediction verification for constant on-time PFC in DCM
Figure 2-19 Peak and quasi-peak noise comparison for constant on-time PFC in DCM

With the input source modeled, the peak DM EMI noise for constant on-time PFC in DCM can be just predicted in the same way we did in CCM. Figure 2-18 shows the prediction verification using peak noise measurement. With Ton=6.44us and at 20% load, the minimum switching frequency is around 50 kHz as shown in Figure 2-16. We can see that the prediction matches the measurement very well even for DCM operation and further prove the validity of the mathematical model.

This chapter mainly discusses about the peak EMI noise prediction and the important assumption for its feasibility, the Quasi Steady State Assumption. However, as we introduced in the section 2.1, there are two other noise detection mode, the quasi-peak noise detection and the average noise detection. Since the magnitude of the measured peak noise is always higher than the quasi-peak and average noise for the same input noise source, it is the routine to check first whether the peak noise
meets the EMC standards or not. If the answer is yes, then it is not necessary to check either the quasi-peak noise or the average noise [55]. That is why peak EMI noise is so well-known and widely used in industry and why I put it as my first target in noise prediction. However, as shown in Figure 2-19, in many conditions, quasi-peak noise could be much lower than the peak noise, which means EMI filter designed based on the peak EMI noise will be an overdesign and power density of the whole front-end converter will suffer. Therefore it is also interesting to investigate the quasi-peak and the average EMI noise and their influence on the EMI filter design and some of the related research work will be presented in the following chapters.
Chapter 3. DM EMI Noise Analysis for Critical Conduction Mode Boost PFC

3.1. DM EMI Noise Analysis for CRM Boost PFC

3.1.1. Principle of the Quasi-peak EMI Noise Measurement Procedure

There are two types of EMI noise limits as shown in Figure 2-3. Does that mean we should find the worst case for both quasi-peak DM EMI noise and average DM EMI noise for CRM boost PFC in order to optimize its EMI filter design?

Figure 3-1 and Figure 3-2 are the quasi-peak DM EMI noise and average DM EMI noise measurements, respectively, for a 150Watts CRM boost PFC at input line \( V_{\text{RMS}} = 110V \) with 150uH boost inductor. The measured quasi-peak noise need 49dB attenuation at 150 kHz to meet the quasi-peak noise limit and the average noise need 40dB attenuation at 150 kHz to meet the average noise limit. By comparison, the quasi-peak noise needs 9dB more attenuation at 150 kHz than average noise, which means the quasi-peak DM EMI noise will determine the corner frequency of the DM EMI filter and the filter should be designed based the quasi-peak DM EMI noise.
Figure 3-1 Quasi-peak DM EMI Noise Measurement Result for a 150W CRM PFC

Figure 3-2 Average DM EMI Noise Measurement Result for a 150W CRM PFC

The average noise in CRM boost PFC is at quite low magnitude. For variable switching frequency converter such as the CRM boost PFC, the noise energy is distributed in a wide frequency range, so that for certain frequency, the average noise
is quite small. The same phenomena also appear in the frequency-modulated CCM boost PFC and the reasons are discussed in [56] and [57].

Since for boost PFC with variable switching frequency, the quasi-peak noise is dominant, the rest part of this Chapter will focus on the quasi-peak DM EMI noise. To carry out the quasi-peak noise prediction for CRM boost PFC, the function of the spectrum analyzer when measuring the quasi-peak noise need to be further understood. Based on the investigation of the Agilent E7400A spectrum analyzer, a simplified diagram is shown in Figure 3-3 to illustrate the main procedure of measuring quasi-peak noise.

![Figure 3-3 Simplified Quasi-peak Noise Measurement Procedure](image)

Mixed with the oscillator signal of the tunable frequency $f_o$, the noise component with frequency $f_N$ will be translated to frequency $f_o-f_N$ and $f_o+f_N$ in frequency domain. If set $f_o = f_N + f_{IF}$, then the noise signal with frequency $f_o-f_N$ will pass the intermediate frequency (IF) filter with 9kHz bandwidth.
Combined with the function of the oscillator and the mixer, the IF filter equivalently can be seen as a band-pass filter with the tunable center frequency. There is another important link after the IF filter, the envelope detector. To avoid the interference of the oscillator on the noise, the oscillator frequency is much higher, around 39GHz, than the noise frequency. Before the quasi-peak detector to process the quasi-peak noise, the envelope detector is used to filter out the high frequency oscillator information. Then the diagram can be further simplified as in Figure 3-4, with the quasi-peak detector modeled in [58].

Figure 3-4 Simplified Block Diagram for EMI Spectrum Analyzer in Quasi-Peak Detection Mode
Figure 3-5 Illustration of the Principle of the Quasi-peak DM EMI Noise Measurement for Boost PFC with Variable Switching Frequency
Based on Figure 3-4, it seems that the complete equivalent circuit for quasi-peak DM EMI noise measurement has been obtained. However, it is almost impossible to get any meaningful equations out of this equivalent circuit since both time domain and frequency domain are involved and mixed together in this diagram and the equations will be too complex to be practical if how the measurement is proceeding is not i) fully understood ii) decoupled and simplified. Based on the investigation and understanding of the quasi-peak detection process in Figure 3-4, an exemplar illustration of the measurement process is shown in Figure 3-5.

Because the EMI standard starts to limit the EMI noise from 150kHz, here the intermediate frequency for the intermediate filter is initially selected to be 150kHz as an example.

At the top of Figure 3-5, the simplified block diagram for the EMI spectrum analyzer is shown to make the process easy to understand, with capital letter “A” standing for the input noise voltage, “B” for output of the intermediate filter and input of the envelope detector, “C” for output of the envelope detector and input of the quasi-peak detector and “D” for the measured quasi-peak noise at given intermediate frequency.

At “A”, triangular inductor ripple current with switching frequency range from 40kHz to 200kHz is used as an example. Because the switching frequency is very high, we assume the frequency of the triangular waveform is changing continuously. That means, there should exist triangular waveforms with frequency equals to 50kHz, 75kHz and 150kHz, respectively.
To make the measuring process more clear, the time-domain ripple current waveforms is then transferred to time and frequency domain upward, with x axis as the time, y axis as the frequency, and z axis as the amplitude of the harmonic current. As shown in Figure 3-5, at the beginning of a half line cycle, the triangular ripple current with frequency equal to 200kHz will cause harmonic currents at 200kHz, 400kHz, 600kHz and so on and so forth. A red bar is used in the time and frequency domain to represent the amplitude of the harmonic current. Here, only the 200kHz harmonic current is listed and for simplicity higher order harmonic currents are not drawn in the figure.

When the time moves on, the frequency of the triangular waveforms changes. At a certain time, the triangular waveform with the frequency equal to 150kHz will appear and cause harmonic currents and 150kHz, 300kHz, 450kHz, and so on and so forth. Only the 150kHz harmonic current is listed and others are ignored. Triangular waveforms with the frequency between 200 kHz and 150 kHz will also general harmonic currents, but they are not listed in the figure for simplicity.

With the same principle, the 75kHz and 150kHz harmonic currents caused by the triangular ripple current with the frequency equal to 75kHz and the triangular ripple current with the frequency equal to 50kHz, 100kHz, 150kHz and 200kHz harmonics currents caused by the triangular ripple current with the frequency equal to 50kHz are all listed on the time and frequency domain with the red bars.

Around the time when the triangular ripple current with the frequency equal to 150kHz appears, there are two triangular ripple currents with the frequency equal to
the \((150 \pm \zeta)\) kHz before and after it. Here \(\zeta\) kHz represents the very small frequency difference between two consecutive single-triangular waveforms. The two triangular ripple currents with the frequency equal to \((150 \pm \zeta)\) kHz will cause harmonic currents and \((150 \pm \zeta)\) kHz, \((300 \pm 2\zeta)\) kHz, \((450 \pm 3\zeta)\) kHz, and so on and so forth. Only the \((150 \pm \zeta)\) kHz harmonic currents are listed with two blue bars and others are ignored.

With the same principle, the \((150 \pm 2\zeta)\) kHz harmonic currents caused by the triangular ripple current with the frequency equal to \((75 \pm \zeta)\) kHz and the \((150kHz \pm 3\zeta)\) kHz harmonics currents caused by the triangular ripple current with the frequency equal to \((50 \pm \zeta)\) kHz are all listed on the time and frequency domain with the blue bars.

All the harmonic current components need to pass the intermediate filter before it can contribute to the final quasi-peak noise. Since the intermediate filter is a 9 kHz bandwidth filter with 6dB attenuation, and for this example intermediate frequency is equal to 150kHz, only 150 kHz harmonic current and harmonic currents with close-by frequency can pass through the intermediate filter. All the other harmonic current components are filtered out. Therefore, at “B”, all the 150kHz harmonic currents pass the intermediate filter without any attenuation, shown as the red bars. And all the harmonic currents with frequency close to 150 kHz also pass the intermediate filter, but attenuated to some extent, shown as the blue bars.

Not all the harmonic component with frequency close to 150 kHz are listed or shown at “B”. For example, the \((150 \pm 2\zeta)\) kHz harmonic currents caused by the triangular ripple currents with the frequency equal to \((150 \pm 2\zeta)\) kHz are not. This is to
make the figure compact and tidy. If all the harmonic currents with frequency close to
150 kHz are listed, then the red and blue bars at “B” will make a continuous curve.
This continuous curve is the amplitude envelope of all the harmonic current
components.

The function of the envelope detector is just to catch this amplitude envelope. As
a peak detector, the envelope detector actually eliminates the frequency related
information and only keeps the amplitude information. Then the harmonic current
components in time and frequency domain at “B” can be mapped to the time domain
at “C”.

This amplitude envelope will then be fed into the quasi-peak detector, a charging
and discharging nonlinear network specified in [59]. Because the charging time
constant is much smaller than the discharging time constant, the voltage across the
output capacitor of the quasi-peak detector will accumulate and increase to a steady
state value, when the charge and discharge of the output capacitor in a half line cycle
should reach a charging balance. Generally because the charging time is quite a small
part of the half line cycle, the voltage ripple of the output capacitor is neglected and
the steady state value thus could be predicted based on the charging balance and the
quasi-peak noise for given intermediate frequency is then obtained.

During this measuring process, one of the characteristics of the PFC converter
helps to reduce the complexity of the principle. That is, the minimum switching
frequency for the PFC converter has to be always above 20 kHz to avoid generating
any audible noise. This means that for two consecutive orders of harmonics currents,
the frequency difference is at least 20 kHz and if one is falling in the bandwidth of the
intermediate filter, another would never appear within the bandwidth. For example, the sixth order harmonic current of the 25 kHz triangular ripple current will have contribution to the noise at 150 kHz, but the fifth (125 kHz) or the seventh (175 kHz) order harmonic currents will be totally filtered out and have no impact on the noise at 150 kHz. This leads that, at each time point, only a single bar exists at “B” and makes the mapping from “B” to “C” mathematically possible. Otherwise, since there is no phase information for each harmonic component, it will be impossible to define the amplitude of the noise at any time instant if there is any overlap between two consecutive orders of harmonics currents --- by overlapping, it means both of them pass the intermediate filter. For power applications with typical switching frequency below 10 kHz, the corresponding bandwidth of the intermediate filter defined in the standard is also reduced to 200Hz [60], which makes the mapping principle universally true.

Since the principle of the quasi-peak EMI noise measurement procedure is clear, the mathematical prediction of the quasi-peak DM EMI noise for the CRM PFC could be carried out step by step.
3.1.2. Model of the Input Noise Voltage

The model of the input noise voltage is essentially the model of the inductor ripple current. And it could be considered as one special case, the CRM mode in constant on-time PFC. The procedure is the same as that in Chapter 2 and the basic equations are derived below for the CRM PFC.
Figure 3-8 is the power stage for boost PFC with all the device, passive components and circuit variables labeled. Take boost PFC in CRM as an example. The sketched waveform for the inductor current is shown in Figure 3-7. For the CRM boost PFC with variable switching frequency, Fourier analysis cannot be directly applied to the whole inductor ripple current waveform to extract harmonic current components.

However, the PFC circuit is running at high switching frequency and based on the Quasi Steady State assumption, which is verified in last chapter, within a very short time interval, the input voltage can be seen as a constant and the PFC can be seen as a DC-DC boost converter with that constant input voltage. Thus the inductor ripple current can be considered as periodical triangular waveform during that time interval. A zoom-in of the inductor ripple current at the time interval around time point $t_0$ is shown in Figure 3-8.
For the CRM PFC converter, according to the voltage-second balance on the boost inductor, the equation below is always true.

\[
T_{on} \frac{V_{in}(t_0)}{L_B} = (T_s(t_0) - T_{on}) \frac{V_o - V_{in}(t_0)}{L_B}
\]  

(3-1)

Based on Figure 3-22, the rising slope of the ripple current is,

\[
S_r = \frac{V_{in}(t_0)}{L_B} = \left(1 - \frac{T_{on}}{T_s(t_0)}\right) \frac{V_o}{L_B}
\]  

(3-2)

And the falling slope of the ripple current is,

\[
S_f = \frac{V_o - V_{in}(t_0)}{L_B} = \frac{T_{on}}{T_s(t_0)} \frac{V_o}{L_B}
\]  

(3-3)

Then the ripple current in a switching cycle can be expressed as,

\[
i_{rp}(\tau) = \begin{cases} 
S_r \cdot \tau - \frac{1}{2} S_r \cdot T_{on} & 0 \leq \tau < T_{on} \\
\frac{1}{2} S_r \cdot T_{on} - S_f \cdot (\tau - T_{on}) - \frac{V_o}{L_B} \left(1 - \frac{T_{on}}{2 T_s(t_0)}\right) T_{on} & T_{on} \leq \tau < T_s(t_0)
\end{cases}
\]  

(3-4)

Apply Fourier transformation to this periodical triangular waveform at the time interval around time point \(t_0\) and the harmonic current amplitude can be derived as,

\[
| i_k (f_s(t_0)) | = \frac{1}{k^2} \frac{V_o}{L_B} \frac{1}{2 \pi^2 f_s(t_0)} | e^{-j k 2 \pi f_s(t_0) T_{on}} - 1 |
\]  

(3-5)

Where,

\[
f_s(t_0) = \frac{1}{T_s(t_0)}
\]  

(3-6)

And \(k\) is the order number of harmonic current and \(k=1,2,3...,\) which are shown in Figure 3-9. Please note that phase information for each order harmonic current is not
interesting and thus not calculated and emphasized. Equation (3-5) would apply for the whole half line cycle, thus,

\[ |i_k(f_s(t))| = \frac{1}{k^2} \frac{V_o}{L_B} \frac{1}{2 \pi^2 f_s(t)} |e^{-jk2\pi f_s(t)T_{on}} - 1| \]  

(3-7)

Where,

\[ f_s(t) = \frac{1}{T_s(t)} \]  

(3-8)

And $k$ is the order number of harmonic current and $k=1,2..., $ which can be shown in Figure 3-10,

![Figure 3-9 Harmonic Current Amplitude at Given Time Interval](image-url)
In some cases such as boost PFC in CRM with maximum frequency limitation, if the boost PFC with variable switching frequency operates in DCM, with dead time $T_{\text{dead}}$, then Equation (3-7) could be re-derived as,

$$
|i_k(f_s(t))| = \frac{1}{k^2} \frac{V_o}{L_B} \frac{1}{2\pi^2 f_s(t)} \left| \left(e^{-jk2\pi f_s(t)T_{\text{on}}} - 1 \right) \frac{T_{\text{on}}}{f_s(t)} - T_{\text{dead}} \left(e^{-jk2\pi f_s(t)(1/T_{\text{dead}})} - 1 \right) \right|
$$

Thus the harmonic current frequency and its related amplitude information have already been modeled and will be used in the following noise prediction.
3.1.3. Model of the Intermediate Frequency Filter

All the harmonic current components first need to pass through the intermediate frequency filter. What we most care about is the gain characteristics of the intermediate frequency filter. In the EMC standard [61], the gain characteristics has been specified, which is shown in Figure 3-11.

![Figure 3-11 Gain Characteristics of IF Filter Specified by IEC CISPR 16-1-1](image)

As shown in Figure 3-11, the x axis is the frequency difference between the frequency of the input noise voltage and the intermediate frequency. The y axis is the corresponding attenuation to the input noise voltage that the intermediate frequency filter need to achieve for given frequency difference. There are two dashed curves in Figure 3-11. The blue dashed curve is the upper attenuation limit and the maroon dashed curve is the lower attenuation limit. The gain characteristics of the intermediate frequency filter in the spectrum analyzer need to fall between these two
attenuation limits. First, when the frequency of the input noise voltage is equal to the intermediate frequency, i.e., the frequency difference is zero, the attenuation should also be zero. That means no attenuation for the input noise voltage at the intermediate frequency, which is already shown in Figure 3-5. Second, for frequency difference between 4 kHz to 5 kHz, 6dB attenuation needs to be achieved. Therefore generally the intermediate frequency filter is characterized as 9 kHz bandwidth with 6dB attenuation.

The actual gain characteristics of the IF filter for different analog spectrum analyzer could be different and are not known. For the most direct way, either the upper limit or the lower limit can be used as the actual gain characteristics. However, it is hard to achieve such gain characteristics for IF filter. A classical type of filter with similar gain characteristics is the Gaussian filter. Is it possible to use Gaussian filter to describe the intermediate filter?

The equation for the gain characteristics of the Gaussian filter is,

$$\left| G(\Delta f) \right| = \frac{1}{\sqrt{2\pi} \cdot \sigma} e^{\frac{(\Delta f)^2}{2\sigma^2}}$$

(3-10)

Based on the short discussion about the gain characteristics of the IF filter specified in the EMC standard, Equation (3-10) should satisfy the following two equations,

$$\left| G(\Delta f = 0) \right| = 0dB$$

(3-11)

and

$$\left| G(\Delta f = \pm 4.5kHz) \right| = -6dB$$

(3-12)

Because there is only one parameter $\sigma$ in Equation (3-10), it is impossible for it to
satisfy both Equation (3-11) and Equation (3-12). However, if we simply ignore the non-exponential part in Equation (3-10), then the Equation (3-11) would be satisfied naturally. Then based on the Equation (3-12), we can solve that,

$$\sigma = \frac{9k}{2\sqrt{2 \ln 2}} \quad (3-13)$$

Thus, the equation of the gain characteristics of the IF filter can be expressed as,

$$|G_{IF}(f, f_{IF})| = e^{\frac{(f-f_{IF})^2}{c^2}} \quad (3-14)$$

Where,

$$c = \sqrt{2}\sigma = \frac{9k}{2\sqrt{\ln 2}} \quad (3-15)$$

And f is the frequency of the input noise voltage and f_{IF} is the intermediate frequency. Equation (3-14) can be seen as the expression for gain characteristics of a near Gaussian filter, which is also mentioned conceptually in [62].
The gain curve for Equation (3-14) is drawn in Figure 3-12 as the red solid curve and compared with the limits specified by the EMC standard. We can see the gain curve expressed with the modified gain equation fits in the limits very well. It will be good to filter the harmonic currents modeled in Section 3.1.2.
3.1.4. Model of the Output of the Envelope Detector

For kth order input voltage noise, the equation of its amplitude over half-line cycle can be expressed as,

\[ V_k(t) = 50\Omega \cdot |i_k(f_s(t))| \]  
\[ (3-16) \]

And after passing the IF filter, it will be selectively attenuated. These attenuated high frequency sinusoidal-shaped noise waveforms will continuously pass through the envelope detector. For the kth order noise voltage, the output of the envelope detector would be, shown in Figure 3-13,

\[ V_k(t, f_{IF}) = 50\Omega \cdot |i_k(f_s(t))| \cdot |G_{IF}(kf_s(t), f_{IF})| \]  
\[ (3-17) \]

![Figure 3-13 Output of the Envelope Detector for the Example](image)

All of these envelope plateaus at “C” are caused by different order harmonic
components and thus appear at different periods of the half line cycle. The total output of the envelop detector would be the sum of all the plateaus,

\[ V_{Envelope}(t, f_{IF}) = \sum_{k=1}^{N} V_{k}(t, f_{IF}) \]  

(3-18)

Where,

\[ N = \left\lceil \frac{f_{IF}}{\text{min } f_s} \right\rceil \]  

(3-19)

3.1.5. Calculation of the Quasi-peak EMI Noise

Finally the envelope output described in Equation (3-18) is fed into a Quasi-peak detector, which is a charging and discharging network with charging and discharging time constant specified in the standard: charging time constant \( \tau_c = 1 \text{ms} \) and discharging time constant \( \tau_d = 160 \text{ms} \). Because the quasi-peak detector’s charge constant is much smaller than the discharge constant, at the beginning the voltage across the output cap will be charged up and finally reach a steady state. This steady state is a charging balance and can be expressed by equation,

\[
\int_0^{\Delta T} \left( \frac{V_{Envelope} - V_{Quasi}}{R_1} \right) dt = \frac{V_{Quasi}}{R_2} \left( \frac{T_{line}}{2} - \Delta T \right) 
\]

(3-20)

Where, \( V_{Envelope} \) is known and \( V_{Quasi} \) is the unknown variable. \( \Delta T \) is the total charging period, which is a function of \( V_{Quasi} \).

The analog circuit for the quasi-peak detector in [63] is one possible implementation. Since there is a diode in the quasi-peak detection circuit, it is nonlinear and no analytical solution can be solved for Equation (3-20). Based on the
charging balance on the output cap, for each given $f_{IF}$, a dichotomy algorithm, shown in Figure 3-14 is proposed in this dissertation to solve Equation (3-20). And then the quasi peak noise value $V_{\text{quasi}}(f_{IF})$ can be calculated numerically using this dichotomy algorithm.

$$V_{\text{Quasi Upper}}(f_{IF}) = V_{\text{peak}}$$
$$V_{\text{Quasi Lower}}(f_{IF}) = 0$$

$$V_{\text{* Quasi}}(f_{IF}) = \frac{(V_{\text{Quasi Upper}}(f_{IF}) + V_{\text{Quasi Lower}}(f_{IF}))}{2}$$

As shown in the Figure 3-14, to predict the quasi-peak noise, we need to utilize the peak noise for the same frequency as the initial value to begin the iteration. Since the peak noise prediction is already investigated and verified in Chapter 2, we will not duplicate the process here and just integrate it into the quasi-peak noise prediction.

Generally around 10 iterations, a numerical solution with 0.1% accuracy will be achieved and that is considered $q_{\text{Charge}} = q_{\text{Discharge}}$ and the algorithm completes. Finally we obtain the value of $V_{\text{quasi}}$ for an intermediate frequency $f_{IF}$. The whole noise spectrum results can be obtained by sweeping $f_{IF}$ from 150kHz to 30MHz. However,
when the noise frequency is up to several mega hertz, the circuit parasitic parameter such as the equivalent parallel capacitance of the boost inductor will come into playing an important role and weakening the accuracy of the prediction [64]. In this paper, only noise at low frequency range from 150kHz to 1MHz, which determines the selection of the EMI filter inductance and capacitance [65], is predicted, considering generally minimum switching frequency for PFC converters would be far below 1 MHz.

All above discussions from Section 3.1.1 to Section 3.1.5 only give us one data point, the quasi-peak DM EMI noise value for one given intermediate frequency. We can sweep $f_{IF}$ from 100 kHz to 1 MHz and calculate many data points. Connecting all the data points, we can get the predicted noise spectrum curve shown in Figure 3-15. We can see that the predicted quasi-peak noise matches the measurement very well and thus will be helpful in the optimized design of the DM EMI filter.

![Figure 3-15 Quasi-peak noise prediction verification for the CRM PFC](image)
3.2. DM EMI Noise Worst Case Analysis for Critical Conduction Mode PFC

The prediction of the EMI noise is not the final goal. The fundamental reason for the EMI noise prediction is to find the guidance that how to design the EMI filter and to reduce the whole converter size. In order to design an EMI filter to meet the EMC standard in all line and load conditions, the worst case of the EMI noise needs to be identified. In this chapter, the worst case analysis for the CRM boost PFC is carried out. All the noise used in this chapter is based on the prediction using the mathematical model proposed in Section 3.1. Based on [66], corner frequency of the DM EMI filter would be a good index to evaluate the DM EMI noise. Larger corner frequency means smaller EMI filter size and thus better EMI noise and smaller corner frequency means larger EMI filter size and thus worse EMI noise. So the worst case of the DM EMI noise would be the noise which requires the DM EMI filter with the smallest DM corner frequency.

3.2.1. DM EMI Noise Worst Case Analysis for Single Boost PFC in CRM

![Diagram of DM EMI Noise Prediction at Full Load with VRMS=90V for CRM PFC](image)

Figure 3-16 DM EMI Noise Prediction at Full Load with VRMS=90V for CRM PFC
As shown in Figure 3-16, for quasi-peak DM EMI noise at $V_{\text{RMS}}=90\text{V}$, $P_o=300\text{W}$, the noise at 150 kHz is 133 dBuV and needs 67 dB attenuation to meet the quasi-peak EMI standard. Because the switching frequency range is from 53 kHz to 79 kHz, the noise at 150 kHz is dominated by the second order harmonic component. The black dotted line with 80 dB/decade slope represents the slope of the insertion gain of the 2-stage DM EMI filter, 100 dB/decade, plus the slope of the quasi-peak EMI standard from 150 kHz to 500 kHz, -20 dB/decade. It justifies that if the noise at 150 kHz will be attenuated below the EMI limit by the designed EMI filter, then noise all over the frequency spectrum will also meet the standard. It means for this case, the EMI filter could be designed based on the noise at 150 kHz.

Figure 3-17 DM EMI Noise Prediction at Half Load with $V_{\text{RMS}}=90\text{V}$ for CRM PFC

Thus, the corner frequency of the two stage DM EMI filter can be calculated as,

$$ f_C = \frac{150\text{kHz}}{10^{\frac{67\text{dB}}{100\text{dB}}}} = 32\text{kHz} $$

(3-21)
We obtain the first data point for the corner frequency of the DM EMI filter.

The quasi-peak DM EMI noise at $V_{\text{RMS}}=90\,\text{V}$, $P_0=150\,\text{W}$ is predicted in Figure 3-17. Because the switching frequency range is from 106 kHz to 158 kHz, the noise at 150 kHz is dominated by the first order harmonic component this time. The noise@150kHz is 125dBuV and needs 59dB attenuation to meet the quasi-peak EMI standard. However, the EMI filter could not be designed based on the noise at 150 kHz this time. We can see that the black dotted line with 80dB/decade slope is below the noise dominated by the second order harmonic components encircled by the blue dotted circle. That means, if we design the DM EMI filter based on the noise at 150 kHz for this case, then at certain frequencies, the EMI standard will not be satisfied. Thus, the EMI filter should be designed based on the right noise point, shown in Figure 3-18.

Figure 3-18 Choose Right Noise Point to Design EMI Filter
Thus, the corner frequency of the two stage DM EMI filter can be calculated as,

\[
 f_C = \frac{214 kHz}{10^{77 dB}} = 36 kHz
\]  

(3-22)

We obtain the second data point for the corner frequency of the DM EMI filter. And these two data points can be drawn in Figure 3-19.

![Figure 3-19 Two Data Points for the DM EMI Filter Corner Frequency](image)

The corner frequency of DM EMI filter for 300Watts load is smaller than that for 150Watts, which means it has worse DM EMI noise. If we can draw the corner frequency vs. output power for the whole load range, we should be able to tell what the worst EMI noise case is.

Continuing the corner frequency calculation process for the whole load range, we can draw Figure 3-20. Thus the worst DM EMI noise case for \( V_{RMS} = 90V \) is at 105W. The predicted DM EMI noise can be drawn in Figure 3-21.
We can see that the peak noise point is just at 150 kHz. And actually the switching frequency range for $V_{\text{RMS}}=90\text{V}$, $P_O=105\text{W}$ is from 150 kHz to 222 kHz. Thus the first order harmonic component of the 150 kHz current ripple results the
high magnitude noise at 150 kHz, which dominates the EMI filter design.

This worst case is only the local worst case for the $V_{\text{RMS}}=90\text{V}$, not the global worst case until all the line conditions are considered. Based on the same principle, Figure 3-22, 3-23 and 3-24 show the corner frequency vs. output power for $V_{\text{RMS}}=110\text{V}, 220\text{V}, 265\text{V}$, respectively.

Put Figure 3-22, 3-23 and 3-24 together, we obtain the complete corner frequency diagram for all line and load conditions as shown in Figure 3-25.

Figure 3-22 Corner Frequency vs. Output Power for $V_{\text{RMS}}=110\text{V}$
Figure 3-23 Corner Frequency vs. Output Power for $V_{\text{RMS}}=220\text{V}$

Figure 3-24 Corner Frequency vs. Output Power for $V_{\text{RMS}}=265\text{V}$
Based on Figure 3-25, the worst case for all line and load conditions is easily obtained, it is at low line ($V_{RMS}=110V$), partial load ($P_o=140W$). Not as expected as in constant frequency CCM PFC, the lowest line ($V_{RMS}=90V$), full load ($P_o=300W$) is not the worst case and it is not even a bad case. That is because this is variable frequency and you can hardly avoid noise at 150 kHz, which could be dominated by the first order, the second order or even the third order harmonic component.
3.2.2. Filter Design Criteria for Single Boost PFC in CRM

In last section the DM EMI noise worst case is found for a given boost inductance. In practical design, the boost inductance is selected based on the trade off the efficiency and the size of the boost inductor. So generally the boost inductance is the only design variables for the CRM boost PFC. One straightforward method to find the design criteria would be following the same process in section 3.2.1 and finding all the DM EMI noise worst case for different selections of the boost inductance. For example, if $L_B=200uH$, the Corner Frequency vs. Output Power for All Input Line Conditions then is shown in Figure 3-26.

![Figure 3-26 Corner Frequency vs. Output Power for All Input Line Conditions with $L_B=200uH$](image)

So for different selection of boost inductance, we can go through this process repeatedly. Table 3 lists some of the results.
Table 3 Worst fc for different selections of boost inductance

<table>
<thead>
<tr>
<th>Boost Inductance</th>
<th>Worst fc</th>
<th>$V_{RMS}$</th>
<th>Load</th>
</tr>
</thead>
<tbody>
<tr>
<td>100uH</td>
<td>19.5 kHz</td>
<td>110V</td>
<td>240W</td>
</tr>
<tr>
<td>150uH</td>
<td>21 kHz</td>
<td>110V</td>
<td>140W</td>
</tr>
<tr>
<td>200uH</td>
<td>22.5 kHz</td>
<td>110V</td>
<td>120W</td>
</tr>
<tr>
<td>250uH</td>
<td>23.5 kHz</td>
<td>220V</td>
<td>300W</td>
</tr>
<tr>
<td>300uH</td>
<td>24 kHz</td>
<td>220V</td>
<td>300W</td>
</tr>
</tbody>
</table>

When LB is 300uH, the minimum switching frequency is 20 kHz, shown in Figure 3-27. When LB is larger than 300uH, the minimum switching frequency would be below 20 kHz, and then the audible noise will be a concern. So 300uH is the largest recommended selectable boost inductance.

Based on Table 3, worst corner frequency vs. boost inductance could be obtained in Figure 3-28.
This curve is valid for different line and load conditions and thus could be used to design the DM EMI filter after selecting the boost inductance, which could help to avoid the over-design or the under-design of the EMI filter.

However, this is a little bit complex to get this curve to help design the EMI filter. Through the analysis, it is also found that the frequency range of the highest line ($V_{\text{RMS}}=265\text{V}$) is the largest, and generally includes 150 kHz at full load. That is to say, for the highest line, there is always a current ripple with frequency equal to 150 kHz, whose first order harmonic component will generate noise at 150 kHz. This is surely a bad case. Figure 3-22 and Figure 3-24 are redrawn together, shown in Figure 3-29.

There is 2 kHz difference in corner frequency between worst case for $V_{\text{RMS}}=265\text{V}$ and the global worst case and equivalently about 4dBuV difference in noise at 150 kHz. So considering the highest line, full load as the worst EMI noise condition would
be a simple way to design the EMI filter as long as some margins are reserved.

Figure 3-29 Corner Frequency Comparison between $V_{\text{RMS}}=110\text{V}$ and $V_{\text{RMS}}=265\text{V}$
3.2.3. DM EMI Noise Worst Case Analysis for Interleaved Boost PFC in CRM

Interleaving techniques are used in constant frequency CCM PFC to achieve ripple cancellation and improve EMI performance [67]. Its influence on the CRM boost PFC is also an interesting topic. The sketch diagram is shown in Figure 3-30. Figure 3-31 and Figure 3-32 show the calculated ripple current reduction by using 2-channel interleaved CRM boost PFC.

![Figure 3-30 Total Inductor Ripple Current Sketch](image-url)
From Figure 3-31 and 3-32, we can see at least 9dB ripple current reduction can be achieved. Can the same EMI performance improvement be achieved?
In Figure 3-33, the DM EMI noise worst cases in single channel CRM boost PFC and in 2-channel interleaved PFC are compared. We can see only 3 kHz improvement is achieved. If we compare the corresponding noises in Figure 3-34, we can see for 2-channel interleaved PFC with switching frequency from 71 kHz to 116 kHz,
although the first order harmonic component is cancelled, the second order harmonic component of the 75 kHz ripple, which appears at 150 kHz, diminishes the improvement. One possible way to continue improving the EMI performance on the 2-channel interleaved boost PFC is to push the minimum switching frequency above 75 kHz. For 2 channel interleaved boost PFC, when $L_B=80uH$, the minimum switching frequency is 76 kHz, when $V_{RMS}=265V$. The corner frequency analysis with $L_B = 80 \text{ uH}$ is shown in Figure 3-35.

Figure 3-35 Corner Frequency vs. Output Power for All Line Conditions with $L_B=80uH$
Figure 3-36 Switching Frequency Range of 2-Channel Interleaved CRM PFC for All Line Conditions

We can see that the worst case happens at highest line $V_{\text{RMS}}=265\,\text{V}$, full load 600W, since for lower input line voltage, the minimum frequency is already far away above 75kHz, which can be shown in Figure 3-36.

We can further reduce the boost inductance to benefit the EMI filter design, with the penalty of higher switching loss. The DM EMI filter corner frequency for worst case DM EMI noise for different selection of boost inductance per channel is shown in Figure 3-37.
Either $L_B=80\mu H$ or $L_B=400\mu H$ will lead to the same DM EMI filter design ($f_c=26$ kHz in this example). The choice of $L_B=80\mu H$ has smaller size of boost inductor but higher switching frequency, and the choice of $L_B=400\mu H$ has larger size of boost inductor but lower switching frequency. Figure 3-37 can help to bring the DM EMI filter into consideration when doing the efficiency and size trade-off for the multi-channel interleaved CRM boost PFC.
Chapter 4. EMI Filter Design Optimization Based on Noise Prediction

When talking about the practical EMI filter design for the offline power applications, we need to consider both the DM EMI noise and the CM EMI noise. For offline front-end converter, the isolated DCDC converter is also playing an important part for the CM EMI noise. The EMI test circuit diagram with the LLC converter as the DCDC stage is shown as Figure 4-1.

![Figure 4-1 EMI test circuit for the offline front-end converter: CRM PFC + LLC](image)

As discussed in previous chapters, the only design parameter for the CRM boost PFC is the boost inductor. So before we start to design the EMI filter for the offline front-end converter, we need first to design the boost inductor for the CRM boost PFC. Figure 4-2 shows the limitation of the max boost inductance for the given full load conditions considering the audible noise issue. As an example, for 300Watts power application, the max boost inductance is 300uH to avoid any audible noise concern. Although we have already got the upper limit for the boost inductance, we cannot determine the selection of the boost inductance because any inductance value below
300uH will be qualified for 300Watts power applications. Figure 4-2 shows the survey of the CRM boost PFC in industry with different power ratings and we can see that the boost inductance range is from 100uH to 1000uH. Therefore the further decision should be dependent on the influence of the inductor on the efficiency and the size of the CRM boost PFC. The specific inductor design procedure needs to be carried out to decide what inductance and inductor to select and use.

Figure 4-2 Boost inductance survey for CRM PFC in industrial applications
4.1. Boost Inductor Design Preparation for CRM Boost PFC

To design the boost inductor for the CRM boost PFC, first we need to select the core material. Table 4 shows some typical commercialized core material types for different power applications [68]. We can see that for each core material type, there are 3 important indexes, the saturation flux density $B_{Sat}$, the core loss density and the suitable frequency range. For the CRM boost PFC, the maximum switching frequency increases as load decrease and it can go up to the frequency higher than 1 MHz. However, in typical applications, it is generally limited at 500~600 kHz [69] with the max frequency limit function to avoid too much switching loss. Therefore, the ferrite material should be the suitable material, especially for the Manganese-Zinc Soft Ferrite, which is the low cost, high efficiency choice for inductors designed to operate in the CRM at frequencies above 20kHz, when core loss associated with large flux swing limits the core utilization.

Table 4 Typical Core Materials for Power Applications

<table>
<thead>
<tr>
<th>Core type</th>
<th>$B_{Sat}$</th>
<th>Relative core loss</th>
<th>Applications</th>
</tr>
</thead>
<tbody>
<tr>
<td>Laminations iron, silicon steel</td>
<td>1.5 - 2.0 T</td>
<td>high</td>
<td>50-60 Hz transformers, inductors</td>
</tr>
<tr>
<td>Powdered cores powdered iron, molypermalloy</td>
<td>0.6 - 0.8 T</td>
<td>medium</td>
<td>1 kHz transformers, 100 kHz filter inductors</td>
</tr>
<tr>
<td>Ferrite Manganese-zinc, Nickel-zinc</td>
<td>0.25 - 0.5 T</td>
<td>low</td>
<td>20 kHz - 1 MHz transformers, ac inductors</td>
</tr>
</tbody>
</table>

For soft ferrite core material, there are two famous brands, Ferroxcube and EPCOS. Figure 4-3 shows the Ferroxcube ferrite core performance chart with core loss density 500mW/cm³ at 100 °C [70] and Figure 4-4 shows the EPCOS ferrite core
performance chart with core loss density 300mW/cm³ at 100 °C [71]. From Figure 4-3 we can see that for the frequency range from 20kHz to 500kHz, the 3C96 ferrite material has the highest overall performance factor. And from Figure 4-4 it shows that for the frequency range from 25kHz to 500kHz, the N97 ferrite material has the highest overall performance factor.

Figure 4-3 Ferroxcube Ferrite Core Performance Chart

Figure 4-4 EPCOS Ferrite Core Performance Chart
Although from 300 kHz to 500 kHz, 3F3 and N49 ferrite materials has better performance factor than 3C96 and N97, respectively, they will not be qualified at lower frequency with much larger magnetic flux swing. 3F3 and N97 are the balanced choice to get the best overall performance. However, it is hard to compare the performance of 3F3 and N97 since the two performance chart are based on different core loss density, 500mW/cm³ and 300mW/cm³, respectively.

To make the fair comparison between 3C96 and N97 ferrite core material, data for the core loss density at the same conditions is necessary. Figure 4-5 and Figure 4-6 show the core loss density characteristics for 3C96 and N97 ferrite material, respectively. Table 5 shows the extracted core loss density data from Figure 4-5 and Figure 4-6, with the same frequency and flux density condition for 3C96 and N97 ferrite material. From Table 5 comparison, we can tell the performance of the N97 is better than 3C96 for the frequency range we are interested in.

![Figure 4-5 3C96 core loss density characteristics](image)
Figure 4-6 N97 core loss density characteristics

Table 5 Core loss density comparison of ferrite core material: 3C96 vs. N97

<table>
<thead>
<tr>
<th></th>
<th>3C96</th>
<th>N97</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_r(25kHz,300mT)$</td>
<td>$200mW/cm^3$</td>
<td>$150mW/cm^3$</td>
</tr>
<tr>
<td>$P_r(100kHz,100mT)$</td>
<td>$40mW/cm^3$</td>
<td>$40mW/cm^3$</td>
</tr>
<tr>
<td>$P_r(100kHz,200mT)$</td>
<td>$320mW/cm^3$</td>
<td>$300mW/cm^3$</td>
</tr>
<tr>
<td>$P_r(500kHz,50mT)$</td>
<td>$250mW/cm^3$</td>
<td>$200mW/cm^3$</td>
</tr>
</tbody>
</table>

Therefore we will choose the N97 ferrite core material. After the core material is selected, the next step should be the selection for the core shape and the core size. For 300W PFC power applications, both PQ cores and EFD/ETD cores could be suitable candidates. Generally, PQ cores has much larger effective magnetic cross-sectional
region and thus for given inductance, less turns of windings can be used compared to that of using the EFD/ETD cores, which can help to reduce the AC winding loss. Considering the high switching frequency in the CRM boost PFC, to avoid the AC winding loss, the PQ cores are preferred. Table 6 shows an example of the comparison between the PQ core and the ETD core for a similar power level.

Table 6 Core shape comparison: PQ 32/20 vs. EFD 30/15/9

<table>
<thead>
<tr>
<th>Mounting Dimensions (L x W x H)</th>
<th>PQ 32/20</th>
<th>EFD 30/15/9</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ae</td>
<td>154.2mm²</td>
<td>69mm²</td>
</tr>
<tr>
<td>Ve</td>
<td>7460mm³</td>
<td>4690mm³</td>
</tr>
</tbody>
</table>

For further eliminating the AC winding loss, some other measures need to be adopted [72][73]. First, use the litz wire. Second, use small air gap, typically< 1mm, to reduce the loss caused by the fringing effects. Third, design small number of winding layers, typically<=3, to reduce the loss caused by the proximity effects. As shown in Table 6, with the same footprint, the PQ 32/20 has longer window length than that of the EFD 30/15/9, which allows more turns of windings in one layer and help reduce the proximity effects.

Figure 4-7 shows the design results of the inductors with the inductance from 100uH to 300uH as an example. The design is based on the traditional inductor design procedure with max flux density 0.3T and max current density 800A/cm², also paying attention to the methods to reduce the AC winding loss. Several iterations are
necessary to finalize the design. And this is the starting point.

Figure 4-7 size comparison of different boost inductance implementation
4.2. Loss breakdown in the CRM boost PFC

As we have already discussed, the selection of boost inductance for the CRM boost PFC should be a trade-off between the efficiency and the size of the converter. As shown in Figure 4-7, since we have implemented the inductors for different inductance, the other most important part for the concern of the size should be the EMI filter, which can be traced through the previous work, the EMI noise prediction. So before we can go into the EMI filter design optimization, we need to investigate the impact of the boost inductance on the efficiency. A loss breakdown is therefore a necessary step.

Since the reverse recovery related turning on loss can be totally ignored, it will make the prediction of the turning on loss relatively straight-forward. Figure 4-8 shows the power stage of the CRM boost PFC with the zero current detection windings, where the $V_{OSS}$ is the voltage across the parasitic output capacitance of the main switch Q.

![Figure 4-8 CRM boost PFC power stage with the zero current detection](image)

Now the turning on loss is mainly the loss caused by the energy dissipation stored in the $C_{OSS}$. In CRM boost PFC, it utilizes the LC resonance to reduce the $V_{OSS}$ before
the turning-on of the main switch Q. Figure 4-9 shows the diagram of this control scheme. From Figure 4-9 we can see that by comparing the zero-current-detection voltage $V_{ZCD}$ with some threshold $V_{th}$ ($V_{th} = 0$ in this case), it will allow some negative inductor current and partial energy stored in the $C_{OSS}$ will be recovered to the input side. When $V_{ZCD} = 0$, $V_{OSS} = V_{in\_rec}$, always smaller than the output voltage $V_o$.

![Figure 4-9 Zero current detection control scheme](image.png)

In Figure 4-9,

$$T_{d1} = \frac{T_R}{4} = \frac{\pi}{2} \sqrt{\frac{L}{C_{OSS}}} \quad (4-1)$$

And,

$$T_{d2} = \frac{I_{th}}{\frac{V_{in\_rec}(t)}{L}} = \frac{T_R}{2\pi} \frac{V_o - V_{in\_rec}(t)}{V_{in\_rec}(t)} \quad (4-2)$$

Where,

$$T_R = 2\pi \sqrt{\frac{L}{C_{OSS}}} \approx 2\pi \sqrt{L \frac{C_{OSS} C_B}{C_{OSS} + C_B}} \quad (4-3)$$

And $I_{th}$ is the maximum negative inductor current.

In industry practice, a RC delay $T_{RC\_can}$ can be added after the inductor current reaches zero (when $V_{ZCD}$ starts rising up from its negative maximum value, shown as
the time instant \( t_2 \) in Figure 4-9) to achieve the valley switching. Though the 
\( T_{RC} \) needs to be tuned to get the best performance, roughly it can be estimated as \( T_{RC} = T_R/2 \). Figure 4-10 shows the valley switching (min \( V_{OSS} \) switching) verification test in a CRM boost PFC demo board for both low line and high line conditions.

![Figure 4-10 Vally switching verification test for CRM boost PFC](image)

Therefore, the average turning on loss in an arbitrary switching cycle can be described as,

\[
P_{Q_{on,Ts}}(t) = \begin{cases} 
\frac{1}{2} C_{ass} (2V_{in,rec}(t) - V_o)^2 f_s(t) & \text{if } V_{in,rec}(t) > V_o/2 \\
0 & \text{if } V_{in,rec}(t) \leq V_o/2 
\end{cases}
\]

(4-4)

Where,

\[
f_s(t) = \frac{1}{2L_BP_oP_{in}} \frac{T_R}{(V_o - \sqrt{2V_{in} | \sin(\omega t) | V_{in}})^2 + \frac{T_R}{2}}
\]

(4-5)
And then the average turning-on loss in a half line cycle is,

\[
P_{Q_{on}} = \frac{1}{T_{\text{Halfline}}} \int_{0}^{T_{\text{Halfline}}} P_{Q_{on}}(t) dt
\]

(4-6)

For the core loss prediction, the most famous one is the Steimetz equation [74],

\[
\overline{P}_v = k \cdot f^\alpha \cdot \hat{B}^\beta
\]

(4-7)

Where,

\(\overline{P}_v\) is the time-average core loss per unit volume and \(\hat{B}\) is the peak flux density amplitude. And \(k, \alpha\) and \(\beta\) are the Steimetz parameters which are abstracted from the core loss density characteristics, such as the examples shown in the Figure 4-6.

The problem with the Steimetz equation is that it is only valid for the sinusoidal excitation. For the core loss prediction with the non-sinusoidal excitation such as the triangular inductor current, there is a lot of academic research. Among them, the generalized Steimetz equation (GSE) and the improved GSE (iGSE) [75] [76] have similar format as the Steimetz equation, straight-forward logic and relatively good accuracy and thus it is often used to predict the core loss in the power converters. For the iGSE, the equation to calculate the core loss is,

\[
\overline{P}_v = \frac{1}{T} \int_{0}^{T} k_i \left| \frac{dB}{dt} \right|^\alpha (\Delta B)^{\beta-\alpha} dt
\]

(4-8)

Where,

\[
k_i = \frac{k}{(2\pi)^{\alpha-1} \int_{0}^{2\pi} \cos \theta |\alpha 2^{\beta-\alpha} d\theta}.
\]

(4-9)
For N97 core material, \( k = 5.404, \alpha = 1.313, \beta = 2.628 \).

![Figure 4-11 Main switch Q drain to source current sketch](image)

For conduction loss, there is mainly the MOSFET conduction loss and the output diode conduction loss and DC winding loss of the boost inductor. Based on the Figure 4-11, the MOSFET drain-to-source current can be written as equation (4-10),

\[
i_{DS}(\tau) = \begin{cases} \frac{V_{in\_rect}(t)}{L} \tau & 0 \leq \tau < T_{on} \\ 0 & T_{on} \leq \tau < T_s(t) \end{cases}
\]

(4-10).

In an arbitrary switching cycle, the average MOSFET conduction loss is,

\[
P_{Q\_Ts}(t) = \frac{1}{T_s(t)} \int_0^{T_{on}} i_{DS}^2(\tau) R_{ds(on)} d\tau
\]

(4-11)

In a half line cycle, the average MOSFET conduction loss is,

\[
P_{Q\_Tp} = \frac{1}{T_p} \left( \sum_{k=1}^{n} P_{Q\_Tsk} \right) = \frac{1}{T_p} \int_0^{T_{on}} P_{Q\_Ts}^2(t) dt = \frac{2P_{in}}{\sqrt{3V_{in}}} \sqrt{V_{out}^2 - \frac{8\sqrt{2}V_{in}}{3\pi V_{out}}} R_{ds(on)}
\]

(4-12)
In a similar way, based on the Figure 4-12, in an arbitrary switching cycle, the output diode conduction loss can be written as equation (4-13),

\[
P_{D_{-Ts}}(t) = \frac{1}{T_s(t)} \int_{T_{on}}^{T_s(t)} i_{Diode}(\tau) \times V_F(i_{Diode}(\tau)) d\tau
\]  

(4-13)

Where, \(V_F\) is the diode forward voltage which can be expressed as the function of the diode forward current through curve fitting.

For other loss such as the diode bridge conduction loss, the loss on the sensing resistor and the driving loss, it is more straightforward. Based on the loss prediction, the efficiency can be calculated and predicted. Figure 4-13 shows the components selection for the 250W CRM boost PFC demo board from STMicroelectronics. The \(R_{sense}\) is for the over current protection purpose and is chosen 165mOhms in this demo board which means the maximum allowable current is 7.3A. With these selected components, the efficiency can be predicted as shown in Figure 4-18. From Figure 4-14 we can see that the predicted efficiency matches the measured efficiency pretty well especially at high line voltage. It is because at low line conditions, the ripple inductor current is much higher, which induces higher AC winding loss that is difficult to predict and not considered in this dissertation. However, it should be good
enough to pre-select the boost inductance for high line applications.

![Diagram of components for demo board from STMicroelectronics](image)

**Figure 4-13 Components for demo board from STMicroelectronics**

![Graph showing efficiency vs. line voltage for 250W CRM boost PFC demo board](image)

**Figure 4-14 Efficiency vs. line voltage for 250W CRM boost PFC demo board**

By using the 3 inductors designed in Figure 4-7, the loss breakdown comparison can be carried out among the inductance of 100uH, 200uH and 300uH. Figure 4-15 shows the final results @ 230V_{RMS} and 300Watts power. From Figure 4-15 we can see
that, the boost inductance has negligible impacts on the conduction loss as circled in the blue dash lines. And as circled in the red dashed lines, although the boost inductance has impacts on the switching loss, the percentage of the switching loss over the total loss is small and thus the impacts are not important. Here an emphasis should be placed on the turning off loss. For CRM boost PFC, since the turning on loss of the main switch is greatly reduced due to the valley switching, the trade-off often requires using MOSFETs with larger Coss and smaller Rds(on) to balance the switching loss and the conduction loss. With larger Coss, it acts as an efficient snubber and the delay between the V_{DS} increasing and the i_{DS} decreasing is enlarged. Therefore there is less overlap between the V_{DS} and i_{DS} and thus the turning off loss is greatly reduced. This mechanism is explained in [77]. Further details can be referred to [78] and [79].

![Figure 4-15 loss breakdown comparison of different boost inductance implementation](image)

And so the most dominating factor will be the core loss. While the 100uH inductor has the smallest physical size, its core loss is greatly increased due to the
large flux swing. Meantime, according to the redrawn worst corner frequency vs. Boost inductance in Figure 4-16, the 100uH Boost inductance also means larger DM EMI filter size, which indicates that the total solution size is not necessarily minimized. Comparatively speaking, the 200uH inductor has smaller physical size than that of 300uH but carry out similar total loss. Therefore 200uH is chosen as the first trial of the boost inductance with the total size and efficiency trade-off.

Figure 4-16 Worst corner frequency vs. boost inductance
4.3. EMI filter design based on noise prediction

As shown in Figure 4-16, for 200uH inductance, the corner frequency of the DM EMI filter for the worst case DM EMI noise should be 22kHz, considering using the 2nd stage DM EMI filter, which is based on the noise @120V_{RMS} and 110W.

However, the detailed DM inductance and capacitance value are not be able to be determined with only the corner frequency. Another limit is the maximum DM capacitance which has detrimental effects on the power factor.

Figure 4-17 PFC power stage with DM EMI filter

As shown in Figure 4-17, DM capacitor will draw displacement current $I_{Dis}$ from the input source, cause phase angle $\theta$ between $I_{AC}$ and $V_{AC}$ and degrade the power factor. For line frequency input current with the frequency as low as 120Hz, Figure 4-17 could be simplified as in Figure 4-18.

Figure 4-18 Simplification of Figure 4-17
Then the maximum total DM capacitorance could be calculated as,

\[ \frac{C_{\text{Total}}}{\omega R_{\text{Equil}}} = \tan\left[ \arccos\left( \sqrt{\frac{\omega R_{\text{Equil}}}{P_o}} \cdot \sqrt{1 + \frac{\omega^2 R_{\text{Equil}}^2}{P_o^2}} \right) \right] \approx \frac{\tan\left[ \arccos\left( \sqrt{\frac{\omega R_{\text{Equil}}}{P_o}} \cdot \sqrt{1 + \text{THD}^2} \right) \right]}{\omega} \frac{P_o}{V_{\text{RMS}}^2} \]

(4-14)

Where, the \( \text{pf} \) is the power factor and the \( \text{THD} \) is the input current distortion.

Table 7 shows the Power Factor requirement from the energy star [80].

Table 7 Energy start power factor requirement

<table>
<thead>
<tr>
<th>Energy Star (ENERGY STAR® Program Requirements for Computer Servers):</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power Supply Type</strong></td>
</tr>
<tr>
<td>-----------------------</td>
</tr>
<tr>
<td>DC-DC (All)</td>
</tr>
<tr>
<td>AC-DC Multi-output</td>
</tr>
<tr>
<td>AC-DC Single-output</td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
<tr>
<td></td>
</tr>
</tbody>
</table>

And for 80plus, its platinum requirement for power factor is 95% @ 50% load.

So the power factor for spec. for 300W front-end converter is organized in Table 8.

Table 8 Power factor specification for 300W server application

<table>
<thead>
<tr>
<th><strong>Power Rating 300W</strong></th>
<th><strong>10% Load</strong></th>
<th><strong>20% Load</strong></th>
<th><strong>50% load</strong></th>
<th><strong>100% load</strong></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Power Factor</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Energy Star</td>
<td>N/A</td>
<td>80%</td>
<td>90%</td>
<td>95%</td>
</tr>
<tr>
<td>80plus</td>
<td>N/A</td>
<td>N/A</td>
<td>95%</td>
<td>N/A</td>
</tr>
</tbody>
</table>

The THD of the 300W CRM PFC could be simulated and the results are shown in
Table 9.

Table 9 simulated THD for 300W CRM PFC at different loads

<table>
<thead>
<tr>
<th>Power Rating 300W</th>
<th>10% Load</th>
<th>20% Load</th>
<th>50% load</th>
<th>100% load</th>
</tr>
</thead>
<tbody>
<tr>
<td>THD</td>
<td>230Vrms</td>
<td>27.26%</td>
<td>12.82%</td>
<td>4.92%</td>
</tr>
</tbody>
</table>

With the data gathered from Table 8 and Table 9, the max total DM capacitance could be calculated and the results are shown in Table 10.

Table 10 maximum total DM capacitance at different loads

<table>
<thead>
<tr>
<th>Power Rating 300W</th>
<th>10% Load</th>
<th>20% Load</th>
<th>50% load</th>
<th>100% load</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum $C_{Total}$</td>
<td>Energy Star</td>
<td>N/A</td>
<td>2.2uF</td>
<td>3.62uF</td>
</tr>
<tr>
<td>80plus</td>
<td>N/A</td>
<td>N/A</td>
<td>2.44uF</td>
<td>N/A</td>
</tr>
</tbody>
</table>

Thus the maximum selectable total DM inductance should be below 2.2uF.

Figure 4-19 Two-stage EMI filter with leakage of CM choke as DM inductor

Figure 4-20 Two-stage EMI filter with both leakage and discrete DM choke
After the maximum selectable total DM inductance is determined, the EMI filter structure need to be selected. Figure 4-19 and 4-20 show the most popular two types of EMI filter structure. The first one has the merit of utilizing the leakage inductance of the CM choke as the DM inductor, which could minimize the size of the EMI filter. However, for large DM inductance, it may require larger CM inductance than required by the CM EMI noise attenuation, which will increase the size of the CM choke and weaken the effect of the size reduction. Another concern is that leaked flux might be coupled with other filter components and cause detrimental effects on the filter performance, especially for high frequency noise [81]. Thus, the second type of EMI filter structure is also often seen, with the balance of filter size reduction and better high frequency noise attenuation. The selection of the structure is really dependent on the specific DM and CM EMI noise.

However, from the DM noise prediction results, the required DM inductance could be calculated. For $C_{DM1}=C_{DM2}=0.68\mu F$ and $C_{DM3} = 0.68\mu F + 0.15\mu F$ (CRM PFC input capacitor) = 0.83$\mu F$ (total DM capacitance 2.19$\mu F$), the required DM inductance per stage is 30$\mu H$, which might require the CM choke with the inductance ranging from 3-6mH (considering 5~10% leakage inductance).

![Figure 4-21 CM noise spectrum of 300W CRM PFC and LLC](image-url)
Now we should put CM EMI noise into consideration.

From Figure 4-21 it is seen that for two stage CM EMI filter, the CRM PFC require the corner frequency of 87kHz while the LLC require the corner frequency of 69kHz due to its much higher noise magnitude. Thus the CM EMI filter should be designed based on the LLC CM EMI noise.

For CM EMI filter design, there is similar dilemma as in DM EMI filter. The maximum CM capacitance should be selected first. Table 11 shows the maximum leakage current required for the IT equipment by IEC60950-1 [82]. Based on the 0.75mA maximum leakage current, the maximum total CM capacitance should be below 9.55nF.

Table 11 Leakage current requirement by IEC60950-1

<table>
<thead>
<tr>
<th>Leakage current</th>
<th>IEC60950-1 (IT Equipment)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Subjects</td>
<td></td>
</tr>
<tr>
<td>CLASS I</td>
<td>Handheld: 0.75mA</td>
</tr>
<tr>
<td></td>
<td>Others: 3.5mA</td>
</tr>
<tr>
<td>CLASS II</td>
<td>0.25mA</td>
</tr>
</tbody>
</table>

Figure 4-22 shows the simplified CM EMI filter schematic. Since total CM capacitance should be below 9.55nF, \( C_V = 2.2\)nF could be selected. And based on the LLC CM noise, the required CM inductance would be 2.6mH per stage.
However, considering using leakage inductance as the DM inductance, 2x 3.3mH CM chokes are implemented, which have 30.9uH and 30.3uH leakage inductance, respectively, by measurement.

Figure 4-23 shows the test results with the designed EMI filter. The worst case is at 120V\text{RMS}, 113W by measurement. By previous prediction, it is at 120V\text{RMS}, 110W. The EMI filter is designed based on the DM quasi-peak EMI noise prediction without considering any margin. The filtered quasi-peak noise at 150 kHz is 64.3dB, 1.6dB below the standard, which further prove the validity of the mathematical model and the noise prediction. However, we do see there is a bump on the filtered average noise around 390kHz, which is a little above the average standard (1dB). It is due to the CM filter is designed based on the measured LLC peak noise as shown in Figure 4-21, but not the average noise. The average CM EMI noise of the LLC converter should be used to determine the noise attenuation.

Figure 4-24 shows the test results using the type II EMI filter with the discrete DM EMI choke. Because the designed filter parameters are almost exactly the same, the measured EMI spectrum is almost exactly the same as previous test results. Bifilar
winding technique is used to reduce the leakage inductance of the CM mode choke and there is no noticeable size reduction. However, the DM choke require around 6.5 cm³ extra size, shown as in Figure 4-25.

Figure 4-23 EMI noise measurements with and without EMI filter

Figure 4-24 EMI noise comparison between type I and type II EMI filter
For Type I EMI filter, because the DM inductance is free by using the leakage inductance of the CM choke, choosing a larger boost inductance will not reduce the EMI filter size. However, for Type II EMI filter, the DM choke can be reduced from 6.5cm$^3$ to 2.7cm$^3$, with the calculated DM choke inductance reduced from 30uH to 12uH, shown as in Figure 4-26.
Size of 3.8 cm$^3$ is saved by using 300uH boost inductor. However, the size of the 300uH boost inductor is 10.8cm$^3$ larger than that of 200uH boost inductor. Therefore, a total size of 7cm$^3$ can be saved with selecting 200uH as the boost inductance.

Figure 4-27 shows the test results using the designed Type II EMI filter at $L_B=300uH$. Again, the designed EMI filter based on the predicted EMI noise spectrum can accurately filter out the noise and make it meet the EMI standard as verified in previous case.

![Figure 4-27 EMI noise measurements with and without EMI filter at $L_B=300uH$](image-url)
Chapter 5. SUMMARY AND FUTURE WORK

In this dissertation, an approximate mathematical model is proposed to calculate the DM quasi-peak EMI noise for the CRM Boost PFC. Based on the predicted noise spectrum, worst case analysis is carried out to discover the worst case of the EMI performance for CRM boost PFC with different line and load conditions. Design criteria of the DM EMI filter related to the selection of the boost inductance is abstracted. Such design criteria can help to optimize the design of the boost inductor and the EMI filter at the very beginning of the prototype stage for the offline front-end converters.

The measurement of the quasi-peak EMI noise is a rather complex process and in order to be able to predict the noise spectrum, the measuring procedure is well investigated and the main functions of the spectrum analyzer are abstracted and simplified. For the noise source, the harmonic components of the inductor ripple current are analyzed based on the quasi steady state approximation, which enables the utilization of the Fourier transformation. This ignores the frequency modulation effect on the inductor ripple current and will cause some error. However, the comparison between the calculated noise and measurement results shows the good accuracy and the validity of this approximate model on evaluating the EMI performance. In this dissertation, this method is specifically applied to the single channel and interleaved CRM boost PFC with different line and load conditions, and some useful EMI filter design criteria are obtained.
One major limitation of this mathematical model, based on the experimental verification results, is that it can only accurately predict the EMI noise up to around 1 MHz. For CRM Boost PFC with switching frequency below 1 MHz, this seems good enough to guide the EMI filter design and facilitate the process of the passive components selection. However, with the emerging of the GaN devices, CRM PFC with multi-MHz switching frequency for high efficiency, high power density applications is gradually taking the trend [83]. How to extend the methodology in this dissertation to higher frequency range will be a very challenging topic. In [84], negative resonant current is included in the noise source calculation, which can help improve the noise prediction accuracy for CRM PFC with MHz switching frequency. In [85], the transition from CM EMI noise to DM EMI noise reveals the importance of the high frequency model for the diode bridge, which cannot just be seen as a short path at low frequency operation. Same rule applies to the boost inductor, the LISNs and so on so forth. Parasitics of all those components along the EMI noise propagation path need to be carefully tackled to get some useful and reasonable results.

Besides the quasi-peak EMI noise measurement, which is targeted in this dissertation, the average EMI noise measurement is another interesting topic. Actually in many automotive applications, the average EMI noise standard is so stringent that the spread spectrum technology [86] is adopted to reduce the average EMI noise and make the converter pass the regulation. In that case, similar methodology developed in this dissertation can be utilized to evaluate the average EMI noise spectrum, to find the worst case scenario and to compare the effectiveness of different spread spectrum technology.
An even more challenging topic will be extending the methodology on DM EMI noise to the CM EMI noise, where its performance is dominated by the parasitic capacitance even at very low frequency range (~kHz) and is very difficult to predict accurately. 3D simulation tool might be necessary to abstract those parasitic values but then it will damage the merit of the simplicity of such mathematical model. However, a good trade-off to balance the calculation speed and the accuracy is worth to be investigated.

At last, as an easier task, to apply the optimized EMI filter design procedure to the interleaved CRM Boost PFC and prove its validity will be the potential future work. Actually in [87] some good research work has been already done, which shows the extendibility of proposed methodology.
REFERENCE

   for Non-Isolated Switching Power Supplies”,
[4] Henry Zhang, Linear Tech application notes, AN140 “Basic Concepts of Linear
   Regulator and Switching Mode Power Supplies”,
[5] CISPR: International Special Committee on Radio Interference,
   http://www.iec.ch/emc/iec_emc/iec_emc_players_cispr.htm
[6] CISPR16-1-1, SPECIFICATION FOR RADIO DISTURBANCE AND
   IMMUNITY MEASURING APPARATUS AND METHODS
   current emissions (equipment input current ≤ 16A per phase), IEC61000-3-2.
   Average Current-Mode Control”
[12] Chen Zhou, Raymond B. Ridley, and Fred C. Lee, DESIGN AND ANALYSIS
    OF A HYSTERETIC BOOST POWER FACTOR CORRECTION CIRCUIT, PESC


[17] 600V CoolMOS™ C6 Power Transistor IPx60R160C6 datasheet, http://www.infineon.com/dgdl/IPW60R160C6_2_1.pdf?folderId=db3a3043163797a6011638933eda014b&fileId=db3a304323b87bc20123f06faac140e3


[20] Bing Lu;“A Novel Control Method For Interleaved Transition Mode PFC”,


[22] STMicroelectronic,”L6562A Transition-mode PFC controller”


[26] Texas Instruments, “PR375, A 600W Interleaved PFC Converter Using the UCC28060”


[38] Jindong Zhang, “Evaluation of Input Current in the Critical Mode Boost PFC Converter for Distributed Power Systems”


[40] Liyu Yang, Bing Lu, Wei Dong, Zhiguo Lu, Ming Xu, F. C. Lee and W. G. Odendaal, “Modeling and characterization of a 1 KW CCM PFC converter for conducted EMI prediction”

[41] Chuanyun Wang, Ming Xu, Fred C. Lee, and Bing Lu, “EMI Study for the Interleaved Multi-Channel PFC”

[42] Leopoldo Rossetto, Simone Buso, Giorgio Spiazzi, “Conducted EMI issues in a 600-W single-phase boost PFC design”


[49] Chuanyun Wang, “Asymmetrical interleaving strategy for multi-channel PFC”


[51] Agilent: “AN150 Spectrum Analysis Basics”


[54] Fu-Yuan Shih, Dan Y. Chen, Yan-Pei Wu, and Yie-Tone Chen, “Procedure for Designing EMI Filters for ac line applications,” IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 11, NO. 1, JANUARY 1996


[58] Florian Krug, and Peter Russer “Quasi-Peak Detector Model for a Time-Domain
[59] Agilent: “AN 1328 Making Precompliance Conducted and Radiated Emissions Measurements with EMC Analyzers”


[66] Fu-Yuan Shih, Dan Y. Chen, Yan-Pei Wu, and Yie-Tone Chen, “Procedure for Designing EMI Filters for ac line applications,” IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 11, NO. 1, JANUARY 1996
[67] Chuanyun Wang, Ming Xu, Fred C. Lee, and Bing Lu, “EMI Study for the Interleaved Multi-Channel PFC”


[69] TI UCC28060 datasheet, “Natural Interleaving DUAL-PHASE TRANSITION-MODE PFC CONTROLLER”,
http://www.ti.com/general/docs/lit/getliterature.tsp?genericPartNumber=ucc28060&fileType=pdf

[70] Ferroxcube Core Data Handbook 2013,

[71] Ferrites and Accessories - Data Book 2013 - EPCOS,


[80] “Energy Star Program Requirements for Computers”,


[82] IEC60950-1 “Information technology equipment – Safety”