Modeling and Controller Design of a Bidirectional Resonant Converter Battery Charger

ZAKARIYA M. DALALA1, (Member, IEEE), ZAKA ULLAH ZAHID2, OSAMA S. SAADEH1, (Member, IEEE), AND JIH-SHENG LAI3, (Fellow, IEEE)

1Department of Energy Engineering, German Jordanian University, Amman 11180, Jordan
2Department of Electrical Engineering, University of Engineering and Technology at Peshawar, Peshawar 25000, Pakistan
3Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA 24061, USA
Corresponding author: Zakariya M. Dalala (Zakariya.Dalalah@gju.edu.jo)

ABSTRACT In this paper, a controller design methodology is proposed for a CLLLC-type bidirectional resonant converter. The soft switching of all devices in this topology and the very high operating frequency lead to increased overall system efficiency. However, the dynamic nature of this converter is highly dependent on loading conditions, which proves challenging when designing the voltage and current closed-loop controllers. System instability is mainly due to the high-Q resonant peaking, which is observed in the open-loop bode-plots. In this paper, the controller design methodology is proposed, which accounts for the dynamics behavior due to load variations. The controller stability will be evaluated against the entire range of operating switching frequency. Both battery charging and regeneration modes will be described and analyzed. The focal contribution of this paper will focus on defining the worst operating scenarios for the converter using system-level modeling and analysis. In addition, the controller will be defined based on these operating points. To validate and verify the controller design methodology proposed, a 3.5-kW converter is designed with the appropriate output voltage and current loop controllers. The step response verified a stable system designed and thus proving the proposed controller design methodology.

INDEX TERMS DC-DC power converters, bidirectional power flow, resonant converters, control design, battery charger, closed-loop systems.

I. INTRODUCTION

Electric vehicles (EVs) have recently become increasingly popular, and penetration levels dramatically increased, mainly due to the many advancements in enabling technological aspects of manufacturing, resulting in greener and more reliable EVs [1]. EV technology development compliments the efforts being exerted on techniques to minimize vehicle fuel consumption, ranging from Eco-driving education to advanced engine control techniques [2], [3], and even advanced efforts were proposed on cyber-physical predictive control schemes to minimize vehicle fuel consumption [4].

EVs are considered green when powered from renewables, which is the main theme of new infrastructure support installations. The energy storage system (ESS) is key element to EVs, and usually it defines the capabilities of the EV [5]. Defining and optimizing the ESS continues to be of huge interest to researchers and manufacturers. Lithium-ion batteries represent the main choice thus far due to its advantages in terms of energy density and durability [6]. Hybridizing options with super-capacitors and fuel cells were investigated and reported as well to enhance the operational characteristics and minimize the ESS sizing [7]. Accompanying energy and power management controllers and algorithms were proposed to regulate and facilitate the hybrid systems [8]–[11].

As vital as it is for the ESS, charging technologies are of utmost importance in this regard and are in the focus of this work. On-board EV battery chargers can be either conductive [12]–[20] or inductive [20]–[27]. A front-end stage is essential for any on-board charger, in addition to the required regulating dc-dc power stage that manages the bidirectional energy transfer between the battery and the EV. A wide range selection of dc-dc converters have been adapted for EV battery management systems. Due to their higher efficiency and performance, resonant converters have become the topologies of choice. In addition to that, resonant converters have higher operating switching frequencies that are enabled by advanced semiconductor switches industry [12]–[19], [25]–[28]. One of the most appealing features of resonant converters is the ability to implement soft-switching in all switches, which results in the minimization of switching.
energy losses, in addition to reduced electromagnetic interference.

Control implementation in resonant converters’ topologies is completely different from the traditional PWM converters wherein the output filter’s cutoff frequency is much lower than that of the switching frequency (usually a ratio of 10 is used). In PWM converters, different modeling methods such as state-space averaging [29], [30] and PWM switch model [31]–[33] techniques where they are utilized to formulate the average converter model over one switching period to capture the dynamic behavior of the converter. These methods cannot be directly used in resonant converters’ dynamic modeling since the switching frequency is close to the tank circuit resonant frequency. Several methods have been proposed for the derivation of the small-signal models of resonant converters in literature [34]–[41]. However, most of these methods are too complex [34], [35] or not accurate enough [36]–[40]. The Generalized State-Space Averaging (GSSA) method [42], [43] and the envelope modeling method [44] are tools used to predict the dynamics of resonant converters. These techniques are not suitable for higher order converters, as they become very complex and less accurate. The Extended Describing Functions (EDF) is another time-domain and frequency-domain analysis modeling technique, which uses multivariable describing functions to approximate the non-linear terms, [41], [45]–[48]. This method is accurate and not as complex. Circuit simulation softwares and CAD tools can be used as well to generate the open-loop bode-plots to design compensators [49], [25].

In this paper, a controller design methodology for a CLLLC-type resonant converter is proposed, which is valid for a wide range of input and output voltages. As the dynamics of resonant converters change due to changing loading conditions, it is essential that the controller is properly designed, otherwise, at some operating points, the closed-loop system might become unstable. Defining the worst case operating condition scenario is the main challenge when targeting a globally stable controller design. Frequency response will be used to define the worst case operating scenario and to design the stable controller. Both, voltage and current loops will be designed and the stability guarantee margins will be shown. The steady-state and the small-signal models derivation for the IPT system [47] are applicable for this converter as well. Hardware prototype for a 3.5kW system is designed and built to validate the design methodology proposed in this manuscript, and experimental test results prove the effectiveness of the proposed approach. This work has been presented initially at [50] and an extension and detailed analysis is included here as well.

II. FUNDAMENTAL ANALYSIS AND CONVERTER MODELING

A. CONVERTER POWER STAGE

The CLLLC resonant converter is shown in Fig. 1. The converter is capable of bidirectional operation. The high

![Bidirectional resonant converter circuit topology.](image1)

The voltages and currents can be approximated at the fundamental frequency using Fourier series analysis as follows:

\[
\begin{align*}
    i_1 &= I_{1s} \cdot \sin(\omega_s t) + I_{1c} \cdot \cos(\omega_s t) \\
    v_1 &= V_{1s} \cdot \sin(\omega_s t) + V_{1c} \cdot \cos(\omega_s t) \\
    i_2 &= I_{2s} \cdot \sin(\omega_s t) + I_{2c} \cdot \cos(\omega_s t) \\
    v_2 &= V_{2s} \cdot \sin(\omega_s t) + V_{2c} \cdot \cos(\omega_s t)
\end{align*}
\]

The steady-state equations are derived as (8) and (9), as shown at the bottom of the next page.
The output current and voltage at the steady-state can be calculated as in (10) and (11).

\[
\begin{align*}
V_o &= V_{cy} = \frac{2}{\pi} I_p R_L \\
I_o &= \frac{V_o}{R_L} = \frac{2}{\pi} I_p \\
I_p^2 &= (I_2s)^2 + (I_2c)^2
\end{align*}
\] (10) (11)

The converter output voltage and current versus the operating switching frequency curves are plotted using (10) and (11). The linearized small-signal model derived from (8) is (12) and (13), as shown at the bottom of the next page.

The variables \( K_1 \sim K_{22} \) are listed in the appendix. The \((\wedge)\) stands for the small signal perturbation from the linearization process. The Transfer functions can be found using Equations (12) and (13) as following:

\[
G_p(s) = C \cdot [sI - A]^{-1} \cdot B = [G_{cf}(s) \ G_{vvg}(s) \ G_{vql}(s)]
\] (14)

Both, the frequency and the phase-shift control are included in the small-signal model in (12) and (13). With the phase-shift control, the ZVS range for the primary side switches depend on the series leakage inductance. Thus, ZVS operation cannot be guaranteed at all load conditions if phase shift control is adapted. If frequency control is utilized, then ZVS can be guaranteed at all line and load conditions if the primary-side current lags the primary-side bridge voltage. Therefore, frequency control will be adapted here.

### C. SMALL-SIGNAL MODEL VERIFICATION

The transfer functions can be deduced from (14), where they are used to design the closed loop controllers of the current and voltage, given that the control input is the frequency. So, the control-to-output current transfer function, \( G_{cf}(s) \) and the control-to-output voltage transfer function, \( G_{vql}(s) \) are derived in both BCM and RM. In Fig. 3, the voltage gain is shown versus the switching frequency for the converter with a resistive load \( R_L \) of 45 \( \Omega \). The remaining circuit parameters are listed below:

![FIGURE 3. Voltage gain versus switching frequency.](image-url)
The converter gain is unity at the primary side series resonant frequency $f_{ser}$ of 100 kHz, boost operation for $f_s > f_{ser}$, and buck operation for $f_s < f_{ser}$. Since, the voltage-controlled oscillator (VCO) is implemented in the DSP, it cannot be perturbed and hence, it is not possible to measure the open-loop

\[ \begin{align*}
\frac{d}{dt}\hat{x} &= A \cdot \hat{x} + B \cdot \hat{u} \\
\hat{y} &= C \cdot \hat{x}
\end{align*} \]  

(12)

\[ A = \begin{bmatrix}
0 & \Omega_s & -K_1 & K_2 & -\frac{1}{L_{eq2}} & 0 & -\frac{1}{L_{eqm}} & 0 & -K_3 \\
-\Omega_s & 0 & K_{11} & -K_{12} & 0 & -\frac{1}{L_{eq2}} & 0 & -\frac{1}{L_{eqm}} & -K_{13} \\
0 & 0 & -K_6 & \Omega_s + K_7 & -\frac{1}{L_{eqm}} & 0 & -\frac{1}{L_{eq1}} & 0 & -K_{18} \\
0 & 0 & -\Omega_s + K_{14} & -K_{15} & 0 & -\frac{1}{L_{eqm}} & 0 & -\frac{1}{L_{eq1}} & -K_{16} \\
\frac{1}{C_1} & 0 & 0 & 0 & 0 & \Omega_s & 0 & 0 & 0 \\
0 & \frac{1}{C_1} & 0 & 0 & -\Omega_s & 0 & 0 & 0 & 0 \\
0 & 0 & \frac{1}{C_2} & 0 & 0 & 0 & \Omega_s & 0 & 0 \\
0 & 0 & 0 & \frac{1}{C_2} & 0 & 0 & -\Omega_s & 0 & 0 \\
0 & 0 & K_{17} & 0 & 0 & 0 & 0 & -K_{19} \\
K_{18} & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0
\end{bmatrix} \]

\[ B = \begin{bmatrix}
\omega_o I_{1c} & -\omega_o I_{1s} & \omega_o I_{2c} & -\omega_o I_{2s} & \omega_o V_{1c} & -\omega_o V_{1s} & \omega_o V_{2c} & -\omega_o V_{2s} & 0 \\
K_4 & 0 & K_9 & 0 & 0 & 0 & 0 & 0 & 0 \\
K_5 & 0 & K_{10} & 0 & 0 & 0 & 0 & 0 & 0
\end{bmatrix}^T \]

\[ C = \begin{bmatrix}
0 & 0 & K_{20} & K_{21} & 0 & 0 & 0 & 0 & K_{22}
\end{bmatrix} \]

\[ \hat{x} = \begin{bmatrix} \hat{i}_{1s} \\ \hat{i}_{1c} \\ \hat{i}_{2s} \\ \hat{i}_{2c} \\ \hat{v}_{1s} \\ \hat{v}_{1c} \\ \hat{v}_{2s} \\ \hat{v}_{2c} \\ \hat{v}_{CF} \end{bmatrix} \]

\[ \hat{u} = \begin{bmatrix} \hat{\omega}_o \\ \hat{v}_g \\ \hat{d} \end{bmatrix}^T, \quad \hat{y} = \hat{v}_o, \quad \omega_o = \frac{1}{\sqrt{L_1 C_1}} \]  

(13)
Z. M. Dalala et al.: Modeling and Controller Design of a Bidirectional Resonant Converter Battery Charger

FIGURE 6. Bode plot of $G_{vf}(s)$ in the buck mode at $f_s = 115\text{kHz}$.

TABLE 2. Converter Design Parameters

<table>
<thead>
<tr>
<th>Component</th>
<th>Value</th>
<th>Component</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$V_{DC}$</td>
<td>400 V</td>
<td>$C_{cc}$</td>
<td>1.8 mF</td>
</tr>
<tr>
<td>$L_1, L_2$</td>
<td>20 µH</td>
<td>$L_m$</td>
<td>100 µH</td>
</tr>
<tr>
<td>$C_1$</td>
<td>136 nF</td>
<td>$C_2$</td>
<td>200 nF</td>
</tr>
<tr>
<td>$C_1$</td>
<td>30 µF</td>
<td>$V_{DC}(V)$</td>
<td>250 – 450</td>
</tr>
<tr>
<td>$C_1$</td>
<td>136 nF</td>
<td>$C_2$</td>
<td>30 µF</td>
</tr>
</tbody>
</table>

a bidirectional 3.5kW resonant converter. The design parameters are listed in Table (2). The system dynamics depend on the operating point, which rapidly varies as the battery voltage changes. To design a globally stable controller for all operating points, the worst case operating conditions must be defined and designed for, which by itself, is not an easy task.

In BCM, constant current and constant voltage modes are both needed depending on the battery state of charge. In the RM, the converter only operates in the constant voltage mode with DC bus voltage regulation for a wide range of battery voltage.

The first step in the controller design process is to determine the equivalent load resistance. The operating switching frequency range then needs to be defined. These information allow for the definition of the controller worst-case scenario.

To determine the equivalent load resistance, $R_L$, Fig. 7 is used. The equivalent load resistance during BCM ($R_L = \frac{V_{Batt}}{I_{Batt}}$) and during RM ($R_L = \frac{V_{DC}}{I_{DC}} = \frac{V_{DC}}{I_{Batt}}$). The output voltage and current at the steady-state and at different load conditions are plotted vs. the operating switching frequency using (10) – (11) in order to determine the operating frequency range. It is important that the gain curves be monotonic at different load conditions for proper PID controller operation. Therefore, it is essential to plot these gain curves at all load conditions while checking the slope of the curves. This is achieved using 3-D plots (output current or voltage vs. $R_L$ vs. the switching frequency) over the entire operating switching frequency and load resistance defined ranges.

As mentioned earlier, the converter operating point move during the charging and discharging process. The zero-crossing and low-frequency gain of the open-loop bode-plot also change as the operating point changes. The worst-case is found by plotting the open-loop bode-plot at the operating switching frequencies and load resistances.

A. BCM CURRENT LOOP CONTROLLER WORST-CASE OPERATING CONDITIONS

The range of the equivalent load resistance $R_L$ depends on the charging profile which is defined as shown in Fig. 8. The charging power is maintained at 3.5 kW. During constant current mode:

$$R_L = \frac{V_{Batt}}{I_{Batt}} = \frac{250 \text{ V}}{10 \text{ A}} \sim 450 \text{ V} = 25 \Omega \sim 60 \Omega.$$
plot for $G_{if}(s)$ for a 60 Ω load resistance. The operating switching frequency is swept from 80 to 200 kHz. It can be noted that the open-loop crossover frequency increases as the converter switching frequency decreases. A maximum open-loop bode-plot crossover frequency is achieved at a switching frequency of 90 kHz. Therefore, the worst-case for a fixed load resistance occurs at 90 kHz. The open-loop control-to-output current, $G_{if}(s)$ is shown in Fig. 12 for a converter operating at a switching frequency of 90 kHz. The output load resistance is varied from 25 Ω to 60 Ω. It can be concluded that the crossover frequency of the open-loop bode-plot remains nearly constant. It can be concluded from Fig. 9 that the converter will operate at a switching frequency of 90 kHz only for an equivalent load resistance of 35 Ω or more. Therefore, the worst-case for the current loop controller design is when the output load resistance is between 35 Ω and 60 Ω.

B. WORST-CASE OPERATING CONDITIONS FOR VOLTAGE LOOP CONTROLLER DURING BCM OPERATION

During constant voltage mode, the converter keeps the battery voltage constant at the reference voltage. In this operating mode, the battery charging current drops to a minimum value, and the equivalent output resistance, $R_L$, becomes very large. In this example, a 450 V battery reference voltage is chosen, and since the minimum charging current is set to 100 mA, then during constant voltage mode, the charging current drops from 7.5 A to 100 mA. So: $R_L \sim 450 V / 0.1 A \sim 4.5 k\Omega$

The steady-state output battery voltage vs. the operating switching frequency curves are plotted in order to determine the operating frequency range in constant voltage mode as shown in Fig. 13 for $R_L = 4.5 k\Omega$, and at selected larger values using (10) – (11). As can be concluded from Fig. 13, the operating switching frequency range for a converter operating in the constant voltage mode during the BCM is: $f_{sw,VM} = 78 kHz \sim 82 kHz$. Fig. 13 also shows that PID control can be used to close the voltage loop, since all the curves are monotonically decreasing.
The control-to-output voltage, $G_{vf}(s)$, bode-plot for a load resistance range of 60 Ω ~ 300 Ω and switching frequency of 80 kHz is shown in Fig. 14, and is used to find the worst-case operating conditions. It can be seen that the crossover frequency is fixed while the load is changing, however, only the resonant peak increases when $R_L$ increases. Keeping the closed loop bandwidth less than the resonant peak frequency, in addition to the existence of the magnetics equivalent resistance, the resonant peak will be considerably attenuated. Therefore, the worst-case operating conditions in the constant voltage mode under BCM operation, is when the output resistance is 60 Ω, and the switching frequency is 80 kHz.

### C. RM Voltage Loop Controller Worst-Case Operating Conditions

Under RM operation, the DC bus voltage is held constant by converter controls for a wide range of battery input conditions. The converter rms current, $i_2$, can become very large for higher output power conditions. To limit this current magnitude, the converter’s output power is reduced at lower battery voltages. The proposed converter output power profile vs. battery voltage while operating in RM is shown in Fig. 15.

For the chosen dc bus voltage of 400 V, the equivalent load resistance is: $R_L = \frac{V_{DC}^2}{P_0} = \frac{400^2}{3200} \sim \frac{400^2}{2000} = 50 \Omega \sim 80 \Omega$.

To find the operating frequency range in this mode, the steady-state voltage gain vs. the operating switching frequency is plotted for different load resistances using (10) – (11). Fig. 16 shows these curves and it can be determined that the operating switching frequency range for the converter operating in the RM is: $f_{sw,VM} = 45 \text{ kHz} \sim 110 \text{ kHz}$.

The voltage gain vs. the operating switching frequency for the entire range of load resistance is plotted in Fig. 17. The yellow polygon encloses the operating surface. As can be noted from the figure, the enclosed surface decreases monotonically, and a PID controller may be used to close the voltage loop.

The worst-case conditions for the voltage loop controller design is found next. Fig. 18 shows the open-loop control-to-output voltage, $G_{vf}(s)$, for a 50 Ω load resistance. The operating switching frequency is swept from 45 kHz to 110 kHz. It can be observed that the open-loop crossover frequency is constant with the variation of the switching frequency. However, at 90 kHz, the open-loop bode-plot shows high resonant peak, therefore it is considered as the worst-case.

Fig. 19 shows the open-loop control-to-output voltage, $G_{vf}(s)$, at a switching frequency of 90 kHz. The output...
load resistance is varied from 50 Ω to 500 Ω. It can be noted that the crossover frequency of the open-loop bode plot remains constant, and all the plots are exactly alike. The only difference is that the resonant peak gets higher as $R_L$ increases. However, the DCR of magnetics’ winding and the controller will attenuate this resonant peak considerably if the closed loop bandwidth is much less than the resonant peak frequency. The worst-case operating conditions during constant voltage more RM, are determined to be at output load resistance of 50 Ω, and an operating switching frequency of 90 kHz.

### IV. CONVERTER OPERATION NEAR THE SERIES RESONANT FREQUENCIES

The efficiency of the power stage of the converter is maximum at the series resonant frequency [28]. Under nominal operating conditions, the converter is designed to operate at this point. However, as shown in the previous section, the worst-case operating conditions for the current and voltage loop controller occur at this frequency, due to the high quality-factor (Q) peak in the open-loop bode. To study this high peak Q in the bode-plots, the zeros and poles of the converter transfer function must be observed when the converter is operating close to the resonant frequencies. The two series resonant frequencies of this converter are:

$$f_{ser1} = \frac{1}{2\pi \sqrt{L_1C_1}} = 96.5 \text{ kHz}$$  \hspace{1cm} (15)

$$f_{ser2} = \frac{1}{2\pi \sqrt{L_2C_2}} = 79.58 \text{ kHz}$$  \hspace{1cm} (16)

The small-signal model in (12) and (13) show that this resonant converter is a 9th order system. This means there are nine poles in each transfer function. But since most of the poles and zeros occur at a very high frequency, they can be ignored.

Fig. 20 shows the dominant poles as the switching frequency is varied from 80 kHz to 120 kHz. The dominant poles are on the real axis for higher switching frequencies, and there is no resonant peaking in the bode-plot. As the switching frequency decreases, the two poles are close on the real axis, until they reach the breakaway point. If the switching frequency is further reduced, the two poles break away from the real axis, and move towards the imaginary axis. This is
when the resonant peaking starts to appear. The damping is minimum (and Q is maximum) at the mid-point between the two resonant frequencies, where the magnitude of the resonant peak is maximum. A yellow cross in Fig. 20 represents this point.

As can be seen in Fig. 21, if the converter operating frequency is between the two resonant frequencies; the dominant poles are located close to the imaginary axis, which results in resonant peaking in the open-loop bode-plot. However, if the converter switching frequency is reduced, the dominant poles move towards the real axis until they reach the break-in point. If the switching frequency is reduced further, the two dominant poles move away from each other on the real axis, and no resonant peaking occurs in the open-loop bode-plots.

From the above discussion, it can be concluded that no resonant peaking will occur in the open-loop bode plot if the converter operating switching frequency is between the two series resonant frequencies, where the magnitude of the resonant peak is maximum. A yellow cross in Fig. 20 represents this point.

From the above discussion, it can be concluded that no resonant peaking will occur in the open-loop bode plot if the converter operating frequency is between the two resonant frequencies; the dominant poles are located close to the imaginary axis, which results in resonant peaking in the open-loop bode-plot. However, if the converter switching frequency is reduced, the dominant poles move towards the real axis until they reach the break-in point. If the switching frequency is reduced further, the two dominant poles move away from each other on the real axis, and no resonant peaking occurs in the open-loop bode-plots.

From the above discussion, it can be concluded that no resonant peaking will occur in the open-loop bode plot if the converter operating frequency is between the two resonant frequencies; the dominant poles are located close to the imaginary axis, which results in resonant peaking in the open-loop bode-plot. However, if the converter switching frequency is reduced, the dominant poles move towards the real axis until they reach the break-in point. If the switching frequency is reduced further, the two dominant poles move away from each other on the real axis, and no resonant peaking occurs in the open-loop bode-plots.

From the above discussion, it can be concluded that no resonant peaking will occur in the open-loop bode plot if the converter operating frequency is between the two resonant frequencies; the dominant poles are located close to the imaginary axis, which results in resonant peaking in the open-loop bode-plot. However, if the converter switching frequency is reduced, the dominant poles move towards the real axis until they reach the break-in point. If the switching frequency is reduced further, the two dominant poles move away from each other on the real axis, and no resonant peaking occurs in the open-loop bode-plots.

From the above discussion, it can be concluded that no resonant peaking will occur in the open-loop bode plot if the converter operating frequency is between the two resonant frequencies; the dominant poles are located close to the imaginary axis, which results in resonant peaking in the open-loop bode-plot. However, if the converter switching frequency is reduced, the dominant poles move towards the real axis until they reach the break-in point. If the switching frequency is reduced further, the two dominant poles move away from each other on the real axis, and no resonant peaking occurs in the open-loop bode-plots.

V. CONTROLLER DESIGN AND EXPERIMENTAL RESULTS

The worst-case operating conditions were determined in the previous sections for the converter operating in both BCM and RM. The controllers will now be designed for these worst-case conditions. The closed loop system block diagram is shown in Fig. 22 where:

\[ X \] = Output current or voltage to be regulated,
\[ \bar{X} \] = Averaged output current or voltage,
\[ X_w \] = Output current or voltage reference,
\[ H_s \] = Sensor gain,
\[ G_{LPF}(s) \] = Low-pass filter implemented the hardware,
\[ H_{ADC} \] = Analog-to-digital converter (ADC) gain.

\[ H_{DSP,x} \] = Digital Signal Processor (DSP) gain,
\[ G_{LPF2}(s) \] = Low-pass filter implemented in DSP,
\[ G_c(s) \] = Designed controller,
\[ e^{-sT_s} \] = Single sampling period delay

The loop-gain of the closed-loop system is,

\[ T_x(s) = H_s G_{sf}(s) G_{LPF}(s) H_{ADC} H_{DSP,x} G_{LPF2}(s) G_c(s) e^{-sT_s} \] (17)

The chosen DSP gain ensures that the product of all gains is equal to unity, i.e. \( H_s \cdot H_{DSP,x} \cdot H_{ADC} = 1 \). So, the loop gain becomes,

\[ T_x(s) = G_{sf}(s) \cdot G_{LPF}(s) \cdot G_{LPF2}(s) \cdot G_c(s) \cdot e^{-sT_s} \] (18)

The hardware implemented low-pass filter is a sallen-key 2nd order filter. The cut-off frequency is 10 kHz. The transfer function t is:

\[ G_{LPF}(s) = \frac{1}{1 + \frac{s}{\omega_c} + \frac{s^2}{\omega_c^2}} \] (19)

And, the DSP implemented low-pass filter is,

\[ G_{LPF2}(s) = \frac{1}{1 + \frac{s}{\omega_c}} \] (20)

A Texas Instruments TMS320F28335 DSP is used for control implementation. The sampling frequency is 30 kHz, and a 33.33 \( \mu \)s delay is added in the loop.

\[ e^{-sT_s} = \frac{1 - \frac{T_s}{2} + \frac{T_s^2}{2}\pi^2}{1 + \frac{T_s}{2} + \frac{T_s^2}{2}\pi^2} \] (21)

A 5kW BK Precision 8526 programmable electronic load is used for testing. The programmable load is configured as a battery, where the voltage is varied from 250V to 450V for BCM testing. And configured as a current source that varies from 0.1A to 8.5A to emulate the ac-dc stage for RM testing.

The loop-gain of the converter operating in the constant current mode in the BCM is:

\[ T_{i,BCM}(s) = G_{if}(s) \cdot G_{LPF}(s) \cdot G_{LPF2}(s) \cdot G_c(s) \cdot e^{-sT_s} \] (22)
The current loop bandwidth is 515 Hz, with a phase margin of 52.8° at the worst-case operating conditions.

\[ G_{ci}(s) = \frac{10}{s} \]  

(23)

The worst-case open-loop bode-plot and the closed-loop current gain are shown in Fig. 23. A step change to the output battery voltage from 250 V up to 325 V and back down to 250 V was applied to check the closed-loop system stability. The system is stable, with minimal overshoot or undershoot for both step increase and decrease in the battery voltage as shown in Figs. 24 and 25.

\[ T_{v,BCM}(s) = G_{vf}(s) \cdot G_{LPF}(s) \cdot G_{LPF2}(s) \cdot G_{cv}(s) \cdot e^{-sTs} \]  

(24)

The controller is designed with a 103 Hz bandwidth, and a phase margin of 82.2°.

\[ G_{cv}(s) = \frac{0.3}{s} \]  

(25)

The worst-case open-loop bode-plot and the closed-loop current gain are shown in Fig. 26. A step change to the output voltage reference from 315 V to 420 V and back to 315 V was applied with a resistive load of 57 Ω to check the system stability. The system is stable, with no overshoot or undershoot for both step changes in the reference voltage as shown in Fig. 27 and Fig. 28.
The worst-case open-loop bode-plot and the closed-loop current gain are shown in Fig. 29. A step change to the output current reference from 4A to 7A and back to 4A was applied to check the system stability. The system is stable, with nearly no overshoot or undershoot for the step change in the reference current as shown in Fig. 30 and Fig. 31.

VI. CONCLUSIONS

The CLLLC-type resonant converter is a promising topology that gives high conversion efficiency backed by soft switching capability on the primary and secondary sides of the isolation transformer. Due to the variable dynamics at different loading conditions, the stability of the governing controllers becomes an issue, and a globally stable controller for all working scenarios becomes important. The definition of worst case scenario conditions was presented in this manuscript and a controller design methodology accordingly was devised. The stability margins for all working conditions was graphically presented to firm the design outputs.

Controllers’ design in both BCM and RM modes were presented and verified by both simulation and experimental results. The results showed that the designed controllers can account to all operating conditions and the analysis provided priori introduces thorough insight on the dynamic modeling of the CLLLC-type resonant converters.

As future extension of this work, it might be suggested to implement dynamic controllers to maximize the bandwidth at all operating conditions. Scheduled gain controllers are examples of such controllers that might be adapted.

APPENDIX

See Table 2.

REFERENCES


ZAKARIYA M. DALALA (S’13–M’14) received the B.S. degree from the Jordan University of Science and Technology, Irbid, Jordan, the M.S. degree from the University of Jordan, Amman, Jordan, and the Ph.D. degree from Virginia Tech, Blacksburg, VA, USA, in 2005, 2009, and 2014 respectively, all in electrical engineering. From 2010 to 2014, he was a Graduate Research Assistant with the Future Energy Electronics Center, Virginia Tech. He is currently with the Energy Engineering Department, German Jordanian University, as an Assistant Professor. His research interests include energy efficient conversion, power electronic converters design and control for renewable energy systems, digital control and optimization, microgrid applications, and high-performance motor drives.

ZAKARIA ULLAH ZAHID received the B.S. degree in electrical and electronics engineering from the NWFP University of Engineering and Technology (UET), Peshawar, Pakistan, the M.S. degree in electrical engineering from George Washington University, Washington, DC, USA, and the Ph.D. degree from Virginia Tech, Blacksburg, VA, USA, in 2007, 2009, and 2015, respectively. He was a Graduate Research Assistant with the Future Energy Electronics Center, Virginia Tech, from 2010 to 2015. His research interests include the design and control of transformer isolated dc–dc converters for battery charging and vehicle-to-grid applications, power electronics for energy conversion, and control theory applications.

OSAMA S. SADEH (S’02–M’10) received the B.Sc. degree in electrical engineering from the Jordan University of Science and Technology (JUST), Jordan, in 2004, and the M.Sc. and Ph.D. degrees in electrical engineering from the University of Arkansas, USA, in 2007 and 2011, respectively. He was with the Department of Electrical Engineering, JUST, from 2011 to 2017. He was the Director of the Energy Center, JUST, from 2014 to 2016. He is currently with the Energy Engineering Department, German Jordan University. His research interests include power electronics with emphasis on modeling and simulation, power semiconductor devices, widebandgap power electronics, the applications of power electronics in power systems, renewable energy interfaces, and power system protection and quality. He is a member ofEta Kappa Nu.

JIH-SHENG (JASON) LAI (S’85–M’89–SM’93–F’07) received the M.S. and Ph.D. degrees in electrical engineering from the University of Tennessee, Knoxville, TN, USA, in 1985 and 1989, respectively. In 1989, he joined the Power Electronics Applications Center, Electric Power Research Institute (EPRI), where he managed EPRI-sponsored power electronics research projects. In 1993, he then joined the Oak Ridge National Laboratory as a Power Electronics Lead Scientist, where he initiated the high-power electronics program and developed several novel high-power converters, including multilevel converters and soft-switching inverters. In 1996, he joined the Virginia Polytechnic Institute and State University. He is currently the James S. Tucker Professor with the Electrical and Computer Engineering Department and the Director of the Future Energy Electronics Center. He also holds a Visiting Professorship at Nanyang Technological University, Singapore, and National Chiao Tung University, Taiwan. He published over 420 refereed technical papers and two books and received 25 U.S. patents. His main research interests include high-efficiency power electronics conversions for high power and energy applications. He received the Technical Achievement Award in Lockheed Martin Award Night, two Journal Paper Awards, 12 Best Paper Awards from the IEEE sponsored conferences, and the Virginia Tech Dean’s Award on Research Excellence. He was a recipient of the 2016 IEEE IAS Gerald Kliman Innovator Award. He led the student teams to win the Top Three Finalist in Google Little Box Challenge in 2016, the Grand Prize Award from International Future Energy Challenge (IFEC) in 2011, and the Grand Prize Award from Texas Instruments Engibous Analog Design Competition in 2009. He is the founding Chair of the 2001 IFEC and the 2016 IEEE Asian Conference on Energy, Power, and Transportation Electrification, the General Chair of the IEEE Workshop on Computers in Power Electronics (COMPEL 2000) and the IEEE Applied Power Electronics Conference and Exposition (APEC 2005).

* * *


