Processing and Reliability Assessment of Solder Joint Interconnection for Power Chips

Xingsheng Liu

Dissertation submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree of

Doctor of Philosophy
in
Materials Engineering and Science

Guo-Quan Lu, Chairman
William T. Reynolds, Jr.
Carlos Suchicital
Louis Guido
Daan van Wyk
Dusan Borojevic

February 27, 2001 Blacksburg, Virginia

Keywords: Power Electronics Packaging, Power Module, Chip-Scale Power Package, Solder Joint, Reliability

Copyright 2001, Xingsheng Liu

Processing and Reliability Assessment of Solder Joint Interconnection for Power Chips

Xingsheng Liu

(ABSTRACT)

Circuit assembly and packaging technologies for power electronics have not kept pace with those for digital electronics. Inside those packaged power devices as well as the state-ofthe-art power modules, interconnection of power chips is accomplished with wirebonds. Wirebonds in power devices and modules are prone to resistance, noise, parasitic oscillations, fatigue and eventual failure. Furthermore, there has been an increase demand for higher power density and better efficiency for power converters. Power semiconductor suppliers have been concentrating on improving device structure, density, and process technology to lower the onresistance of MOSFETs and voltage drop of IGBTs. Recent advances made in power semiconductor technology are pushing packaging technology to the limits for performance of these power systems since the resistance and parasitics contribution by the package and the wirebonds are roughly the same as that on the silicon. In recent years, an integrated systems approach to standardizing power electronics components and packaging techniques in the form of power electronics building blocks has emerged as a new concept in the area of power electronics. As a result, it has been envisioned that the packaging of three-dimensional high-density multichip modules (MCMs) can meet the requirement for future power electronics systems. However, the conventional wirebond interconnected power devices are excluded from three-dimensional MCMs because of their large size, limited thermal management, and incompatible processing techniques. On the other hand, advanced solder joint area-array technologies, such as flip-chip technology, has emerged in microelectronics industry due to increased speed, higher packaging density, and performance, improved reliability and low cost these technologies offer. With all these benefits to offer, solder joint area-array technology has yet to be implemented for power electronics packaging. Therefore, the first objective of this study is to design and develop a solder joint area-array interconnection technique for power chips. Solder joint reliability is a major concern for area array technologies and power chip interconnection, thus the second objective of this study is to evaluate solder joint reliability, investigate the fatigue failure behavior of solder joint and improve solder joint reliability by developing a new solder bumping process for improved solder joint geometry, underfilling solder joint with encapsulant and applying flexible substrate in the assembly. The third objective is the implementation of solder joint interconnection technique in developing chip-scale power packages and a three-dimensional integrated power electronics module structure.

Solder joint area array interconnection for power chips has been designed with the considerations of parasitic resistance and inductance reduction, current handling capability, thermal management, reliability improvement and manufacturability. A new solder joint fabrication process, which is able to produce high standoff hourglass-shaped solder joint that consists of an inner cap, middle ball and outer cap, as well as the conventional solder bumping process have been successfully developed for power chips by using stencil printing. This solder

bumping technology is compatible with the existing surface-mount assembly operations and potentially low cost. The fabricated solder joints have been characterized for their structure integrity, mechanical strength and electrical performances.

Solder joint reliability has been improved by optimizing solder joint geometry, underfilling flipped power chip and utilizing compliant substrate. Solder joint reliability was evaluated using accelerated temperate cycling and adhesion tests. The interfaces of the triplestacked solder joints were examined using scanning electron microscopy (SEM) and energy dispersive X-ray analysis (EDX) for the integrity of the joint. Acoustic microscopy imaging (nondestructive evaluation) was utilized to examine the quality of the bonded interfaces and to detect cracks and other defects before and during accelerated fatigue tests. Adhesion strength of both single bump barrel-shaped and stacked hourglass-shaped solder joints to bonding pads was characterized and analyzed. It was found that stacked hourglass-shaped solder joint have higher fracture stress than barrel-shaped solder joint. This verifies that hourglass-shaped solder joint has lower stress singularity at the interface between the solder bump and the silicon die as well as at the interface between the solder bump and substrate than barrel-shaped solder joint, especially around the corners of the interfaces. Furthermore, the adhesion strength of barrelshaped solder joint decreases much faster than that of high standoff hourglass-shaped solder joint under temperature cycling, which indicates that the latter has high reliability than the former. Our accelerated temperature cycling test clearly shows that solder joint fatigue failure process consists of three phases: crack initiation, crack propagation and catastrophic failure. Solder joint geometry, underfilling and substrate flexibility were proved to affect solder joint reliability. The effects of solder joint shape and standoff height on reliability have been systematically studied experimentally for the first time. Our experimental results indicated that both hourglass shape and great standoff height could improve solder joint fatigue lifetime, with standoff height being the more effective factor. The fatigue lifetime of high standoff hourglass-shaped solder joint is improved mainly by prolonged crack propagation time, with slight improvement in crack initiation time. Experimental data suggested that shape is the dominant factor affecting crack initiation time while standoff height is the major factor influencing crack propagation time. Underfilling and flexible substrate improved the lifetime of both barrel and hourglass-shaped solder joints. The effect of underfill on solder joint reliability is well known in microelectronics packaging field. However, for the first time, it is reported in this study that flex substrate could improve solder joint reliability. It has been found that flex substrate bucks during temperature cycling and thus reduces thermal strain in solder joints, which in turn improves solder joint fatigue lifetime.

Chip scale packaging can enable a few very important concepts and advantages in power electronics packaging. It offers high silicon to package footprint ratio, provides a known good die solution to power chips, improves electrical as well as thermal performance and creates an opportunity for power component standardization. Two kinds of chip-scale power packages have been developed in this research. One is called cavity down flip chip on flex; the other is termed Die Dimensional Ball Grid Array (D^2BGA). Both utilize solder joint as chip-level interconnection. Electrical tests show that the $V_{CE}(sat)$ of the high speed IGBT chip-scale packages is improved by 20% to 30% by eliminating the device's wirebonds and other external interconnections, such as leadframe. Double-sided cooling is realized in these CSPs. Temperature cycling test shows that the CSPs are reliable.

Integrated power electronics modules (IPEMs) are envisioned as integrated power modules consisting of power semiconductor devices, power integrated circuits, sensors, and

protection circuits for a wide range of power electronics applications, such as inverters for motor drives and converters for power processing equipment. We have developed a three-dimensional approach, termed flip chip on flex (FCOF), for packaging high-performance IPEMs. The new concept is based on the use of solder joint (D²BGA chip scale package), not bonding wires, to interconnect power devices. This packaging approach has the potential to produce modules having superior electrical and thermal performance and improved reliability. We have demonstrated the feasibility of this approach by constructing half-bridge converters (consisting of two IGBTs, two power diodes, and a simple gate driver circuitry) which have been successfully tested at power levels over 30 kW. Switching tests have shown that parasitic inductance of the FCOF module has been reduced by 40% to 50% over conventional wire bond power modules. Better thermal management can be achieved in this three-dimensional power module structure. Compared with the state-of-the-art half-bridge power modules, the volume of the half-bridge FCOF power module is reduced by at least 65%. Reliability test shows that this flip chip on flex power module structure is potentially more reliable than wire bond power module.

ACKNOWLEDGMENTS

I owe sincere appreciation to my advisor, Dr. Guo-Quan Lu for his valuable time, advice, and guidance throughout my research. He has been a constant source of encouragement and extremely understanding at all times. He has always provided unlimited accessibility to technical discussion as well as great assistance in facilitating research work. Dr. Lu, I thank you for all your help, advice and guidance, and for helping me realize one of my biggest goals in life.

I owe sincere appreciation to Dr. William T. Reynolds, Jr. for his continued advice and guidance in my study and work, for all the useful suggestions and comments he provided towards my research, and also for serving on my advisory committee. I have greatly benefited from the invaluable discussions and interactions I have had with him.

I owe sincere appreciation to Dr. Carlos Suchicital for serving on my advisory committee, for his time, help and guidance throughout my research. Prof. Suchicital was always encouraging and appreciative of my research for which I am very thankful.

I owe sincere thanks to Dr. Daan van Wyk for his encouragement and support throughout my research, for several valuable ideas and discussions and also for serving on my advisory committee.

I owe sincere thanks to Dr. Dusan Borojevic for serving on my advisory committee, for several valuable ideas and suggestions regarding my research work, and for being an outstanding teacher of power electronics.

I owe sincere thanks to Dr. Louis Guido for serving on my advisory committee, for several useful comments about my research, and for his encouragement.

I am also grateful to Dr. David A. Dillard for several useful discussions during the course of this "interdisciplinary" research and for letting me use the Instron machine and TA Instruments in Adhesion Mechanics Laboratory, which have assisted me in every possible way to expedite my research.

I owe thanks to several undergraduates, especially Kevin Tiger, and William Barnhart, who have been of great help to me in different phases of my research.

Thanks are also due to my colleagues at the Power Electronics Packaging Laboratory, the Electro-Ceramic Processing Laboratory and the CPES lab. I am indebted to Dan Huff, Jess Calata, Bob Fielder, Shatil Haque, Chengdong Bai, Anders Dibiccari, Gustina Colins, Guofeng Bai, Sihua Wen, Zhenxian Liang, Aaron Xu, Xiukuan Jing, Jinggang Wang, Johan Strydom, Dimos Katsis, Lingyin Zhao and Renggang Chen for useful discussions, great help and friendship.

A special mention of thanks to Mr. Mac McCord at the MRG lab in the ESM and Mr. Frank Kromer at the surface chemistry lab at Virginia Tech for their technical assistance through the length of the project.

Special thanks to Mike Kearney, Jim Stradling, John Goings and Charles Federman at Sonix Incorporated for teaching me their state-of-the-art scanning facility and for their help in the acoustic imaging of the samples.

Thanks are also due to Teresa Shaw, Ann Craig and Trish Rose at CPES and Amy Hill and Jan Doran at the MSE Dept. for their administrative and secretarial help over the years.

I also owe thanks to several friends, Shu Guo, Buo Chen and Yifang Cao in Adhesion Mechanics Laboratory for their technical help and useful discussions on my research.

I wish to acknowledge the financial support from National Science Foundation over the duration of this project.

I owe my sincere appreciation to my family, friends, relatives, who have supported and encouraged me over the years. I want to thank my elder brother and two elder sisters for their love, affection and support over the years. I want to thank my wife, Shuangyan Xu, for her love, encouragement, indulgence and sacrifice throughout my study in Virginia Tech. Her company over the past three years has made my stay in Blacksburg an enjoyable and pleasant experience.

Finally, I extend my profound appreciation to my beloved parents Mr. Shuqian Liu and Mrs Xiuwen Chang for their love, affection, encouragement, and patience all throughout the years.

TABLE OF CONTENTS

Acknowledgments	v
List of Figures	xiii
List of Acronyms	xxvi
Chapter 1: Introduction	1
1.1 Overview of Power Electronics Packaging	1
1.1.1 Evolution of Power Semiconductor Packaging	
1.1.2 Recent Development in Single Power Chip Packaging 1.1.2.1 Vishay Siliconix PowerConnect technology 1.1.2.2 IR's CopperStrap Technology 1.1.2.3 Fairchild's SO-8 Wireless package 1.1.2.4 Fairchild's BGA MOSFET 1.1.2.5 Fairchild's Bottomless package 1.1.2.6 Harris Thin Pack (HTP) Technology 1.1.2.7 IR's FlipFETTM 1.1.3 Power Electronics Module and System Packaging 1.1.4 Three-Dimensional Packaging Technologies of Power Modules 1.1.4.1 MPIPPS Packaging Approach 1.1.4.2 Flip Chip Die Attach For Multichip Power package 1.1.4.3 Power Multichip Module using Flip Chip as Interconnection 1.1.4.4 GE's Power Overlay Technology 1.1.4.5 Pressure Contact Technology	
1.2 Motivation of using Solder Joint as Power Chip Interconnection	ı21
1.2.1 Introduction to Solder Joint Interconnection	21
1.2.2 Motivations of Solder Joint Interconnection for Power Chips	23
1.2.2.1 Size Reduction and Power Density Improvement	
1.2.2.3 Thermal Management	
1.2.2.4 Current Handling Capability	27
1.2.2.5 Reliability Considerations	
1.2.2.6 Manufacturability	
1.3 Objectives and Significance of this Study	30

1.4 Organization of this Dissertation	33
1.5 References	35
Chapter 2: Process Development for Solder Joints on Power Chips	39
2.1 Introduction to Solder Bumping Process	39
2.1.1 Evaporated Solder Bumping Technology	41
2.1.2 Printed Solder Paste Bump Technology	43
2.1.3 Electroplated Solder Bump Technology	45
2.1.4 Stud Bump Bonding (SBB) Process	46
2.1.5 Electroless Nickel	48
2.1.6 Microball Mounting	49
2.1.7 Tacky DotsTM	51
2.2 Summary of Existing Processing Technologies for Improving Straightful Reliability	
2.2.1 Stacked Solder-Bump Interconnection	53
2.2.2 Double-Bump Technology	
2.2.3 Ceramic Column Grid Array	54
2.2.4 Second-Reflow-Process Approach	56
2.2.5 S3-Diepack	57
2.2.6 SolderQuikTM Chip Carrier Mounting Device and Column Grid A	rray58
2.3 Solder Joint Structure Design of This Study	59
2.3.1 Solder Joint Structure Design	
2.3.2 Geometry Parameter Determination	62
2.3.3 Materials Selection	66
2.4 Process Development	69
2.4.1 Selection of a Solder Deposition Process	69
2.4.2 Process for Single Bump Solder Joint	
2.4.3 Process for High Standoff Stacked Solder Joints	
2.4.4 Underfill Process	
2.4.5 Process Control Issues for Solder Joint Fabrication	
2.5 References	78

Ch	apter 3: Solder Joint Reliability Assessment	83
3.1	Introduction	83
	3.1.1 Current Approach for Studying Solder Joint Fatigue Failure	84
	3.1.2 Solder Joint Fatigue Models	85
	3.1.2.1 Plastic Strain-Based Approach	86
	3.1.2.2 Creep Strain-Based Approach	
	3.1.2.3 Energy-Based Approach	87
	3.1.2.4 Fracture Mechanics-Based Approach	87
3.2	Experimental Procedures	88
	3.2.1 Accelerated Temperature Cycling Test	89
	3.2.1.1 Evaluation Method and Criterion	89
	3.2.1.2 Test Samples	
	3.2.2 Tensile and Shear Tests	93
	3.2.3 Failure Analysis	96
	3.2.3.1 Interface Characterization	96
	3.2.3.2 Crack and Defects Detection using Scanning Acoustic Microscopy	
	3.2.3.2.1 Introduction to Acoustic Microscopy Imaging	
	3.2.3.2.2 Tomographic Acoustic Micrography Imaging (TAMITM) on Solder Joints	
	Solder Johns	103
		400
3.3	Experimental Results	108
3.3	Experimental Results	
3.3	3.3.1 Results on Tensile and Shear Tests	108
3.3	3.3.1 Results on Tensile and Shear Tests	108 108
3.3	3.3.1 Results on Tensile and Shear Tests	108 108 111 115
3.3	3.3.1 Results on Tensile and Shear Tests	108 108 111 115 119
3.3	3.3.1 Results on Tensile and Shear Tests	108 108 111 115 119
3.3	3.3.1 Results on Tensile and Shear Tests	
3.3	3.3.1 Results on Tensile and Shear Tests	108108111115120120126
3.3	3.3.1 Results on Tensile and Shear Tests	108108111115120120126133
3.3	3.3.1 Results on Tensile and Shear Tests	108108111115120120126133
3.3	3.3.1 Results on Tensile and Shear Tests	108108111115120126133136
	3.3.1 Results on Tensile and Shear Tests	108108111115120126133136136
	3.3.1 Results on Tensile and Shear Tests 3.3.1.1 Tensile Test on Solder Bumps on Chip 3.3.1.2 Tensile Test on Flip-Chip Attached Solder Joints 3.3.1.3 Shear Test on Flip-Chiped Solder Joints 3.3.2 Results on Temperature Cycling Test 3.3.2.1 Results on the First Set of Samples 3.3.2.1.1 Single Barrel-Shaped Joints 3.3.2.1.2 Stacked Hourglass/Column-Shaped Joints 3.3.2.2 Results on the Second Set of Samples 3.3.2.2.1 Single Bump Barrel-Shaped Joints 3.3.2.2.2 Stacked Hourglass/Column-Shaped Joints 3.3.2.2.3 Stacked Barrel-Shaped Joints 3.3.2.2.3 Stacked Barrel-Shaped Joints	108108111115120126133136136139
	3.3.1 Results on Tensile and Shear Tests 3.3.1.1 Tensile Test on Solder Bumps on Chip 3.3.1.2 Tensile Test on Flip-Chip Attached Solder Joints 3.3.1.3 Shear Test on Flip-Chiped Solder Joints 3.3.2 Results on Temperature Cycling Test 3.3.2.1 Results on the First Set of Samples 3.3.2.1.1 Single Barrel-Shaped Joints 3.3.2.1.2 Stacked Hourglass/Column-Shaped Joints 3.3.2.2 Results on the Second Set of Samples 3.3.2.2.1 Single Bump Barrel-Shaped Joints 3.3.2.2.2 Stacked Hourglass/Column-Shaped Joints 3.3.2.2.3 Stacked Barrel-Shaped Joints 3.3.2.2.3 Stacked Barrel-Shaped Joints Discussion 3.4.1 Solder Joint Fatigue Failure Physics	
	3.3.1 Results on Tensile and Shear Tests 3.3.1.1 Tensile Test on Solder Bumps on Chip 3.3.1.2 Tensile Test on Flip-Chip Attached Solder Joints 3.3.1.3 Shear Test on Flip-Chiped Solder Joints 3.3.2 Results on Temperature Cycling Test 3.3.2.1 Results on the First Set of Samples 3.3.2.1.1 Single Barrel-Shaped Joints 3.3.2.1.2 Stacked Hourglass/Column-Shaped Joints 3.3.2.2 Results on the Second Set of Samples 3.3.2.2.1 Single Bump Barrel-Shaped Joints 3.3.2.2.2 Stacked Hourglass/Column-Shaped Joints 3.3.2.2.3 Stacked Barrel-Shaped Joints 3.3.2.2.3 Stacked Barrel-Shaped Joints	
	3.3.1 Results on Tensile and Shear Tests 3.3.1.1 Tensile Test on Solder Bumps on Chip 3.3.1.2 Tensile Test on Flip-Chip Attached Solder Joints 3.3.1.3 Shear Test on Flip-Chiped Solder Joints 3.3.2 Results on Temperature Cycling Test 3.3.2.1 Results on the First Set of Samples 3.3.2.1.1 Single Barrel-Shaped Joints 3.3.2.1.2 Stacked Hourglass/Column-Shaped Joints 3.3.2.2 Results on the Second Set of Samples 3.3.2.2.1 Single Bump Barrel-Shaped Joints 3.3.2.2.2 Stacked Hourglass/Column-Shaped Joints 3.3.2.2.3 Stacked Barrel-Shaped Joints 3.3.2.2.3 Stacked Barrel-Shaped Joints 3.4.1 Solder Joint Fatigue Failure Physics 3.4.1.1 Fatigue Damage Process	

3.4.2.3 Analysis of Shape and Standoff Height Effects	154
3.5 Summary and Conclusions	160
3.6 References	162
Chapter 4: Effect of Substrate Flexibility on Solder Joint Reliabi	lity166
4.1 Introduction	166
4.2 The Influence of Flex Substrate on Solder Joint Reliability	167
4.3 Mechanism of Substrate Flexibility on Improving Solder John	-
4.3.1 Sample Preparation	
4.3.2 Flex Substrate Displacement Measurement	
4.3.3 Experimental Results	
4.3.3.1 Results on the One-Dimensional Flex Strip Samples	176
4.3.3.2 Results on the Two-Dimensional Flex Plate Samples	178
4.4 Discussion	179
4.5 Conclusion	182
4.6 References	182
Chapter 5: Development of Chip-Scale Power Packages Using Interconnection	
5.1 Introduction to Chip-Scale Power Packaging	184
5.2 Design Concepts and Package Structures	188
5.2.1 Parasitic Resistance and Inductance Reduction	188
5.2.2 Thermal Management	189
5.2.3 Current Handling Capability	190
5.2.4 Power Density	191
5.2.5 Reliability Considerations	191
5.2.6 Package Structures	192
5.3 Fabrication Process	194
5.4 Electrical Performance	196

5.5 Reliability Evaluation	200
5.6 Applications	206
5.7 Summary	207
5.8 References	207
Chapter 6: Development of Flip Chip on Flex Structure for Integrated Power Electronics Modules	
6.1 Introduction	210
6.1.1 Converter Topology	211
6.1.2 Three-Dimensional Multilayer Power Packaging	211
6.2 Flip Chip on Flex Package Structure Design and Description	213
6.2.1 First phase module	213
6.2.2 Second phase module	216
6.3 Materials Design and Selection	218
6.4 Fabrication Process and Issues	222
6.4.1 Flip Chip on Flex Module Fabrication Process Design and Descripti	on 222
6.4.2 Fabrication Issues	226
6.5 Electrical Performance	228
6.5.1 Static performance	228
6.5.2 Switching performance	229
6.6 Thermal Consideration	234
6.7 Reliability Assessment	235
6.8 Summary	238
6.9 References	239
Chapter 7: Summary and Conclusions	242
7.1 Process Development of Solder Joints for Power Chip Intercon	nection .242
7.2 Solder Joint Reliability Evaluation	243
7.3 Chip-Scale Power Packaging	245

7.4 Packaging of Three-Dimensional Multichip Power Modules	246
Appendix A: Direct Bond Copper (DBC) Ceramic Substrate	248
Appendix B: Electrochemical Etching of Thick Copper Patterns Substrate	
Vita	265

LIST OF FIGURES

Chapter I	•
-----------	---

Figure 1.1. The most common through-hole power packages.	2
Figure 1.2. Typical surface mount power packages.	
Figure 1.3. TO power package evolution	
Figure 1.4. SO power package evolution.	
Figure 1.5. Evolution of power packages	
Figure 1.6. Figure of merit for different packages	
Figure 1.7. Traditional wire bond interconnected single power chip package. (a) Cross sec	
(b) Outline.	
Figure 1.8. Vishay Siliconix's PowerConnect technology.	9
Figure 1.9. IR's CopperStrap technology.	9
Figure 1.10. Fairchild's SO-8 wireless package.	10
Figure 1.11. Schematic structure of BGA MOSFET.	11
Figure 1.12. Schematic structure of Fairchild bottomless package (a) and the outline of	the
package (b).	12
Figure 1.13. Schematic of a Harris Thin Pack with solderable contacts on both sides of	f the
device	12
Figure 1.14. IR's FlipFETTM power MOSFET	13
Figure 1.15. (a) Outside and inside of a commercial wire-bond module; (b) the cross-section	onal
view of the IGBT module on a heatsink.	14
Figure 1.16. MPIPPS cross-section structure	16
Figure 1.17. Multichip Power Package Concept, 1 Cu Heatsink, 2 Dielectric Layer, 3	Cu
Conductor Layer.	18
Figure 1.18. A prototype of Multichip Power Package; (a) before molding; (b) Top view	; (c)
Bottom view.	18
Figure 1.19. The crosssection of vertical power device assembly in Multichip Mechatro	onics
Power package	
Figure 1.20. Structure of the power multichip module	
Figure 1.21. A cross-section schematic of a GE-POL structure	

Figure 1.22. A cross-section view of Semikron's SkiiPPack with pressure contacts
Figure 1.23. (a) Schematic of solder bump for flip chip joining; (b) flip chip assembly
Figure 1.24. Top view of solder joint area array interconnection
Figure 1.25. The evolution of electrical resistance contribution from silicon and package for
power MOSFET26
Figure 1.26. Cross-sectional view of solder joint area array interconnection of power chips 26
Figure 1.27. Comparison of contact geometries of wire bond and solder bump interconnection. 28
Figure 1.28. Wire bonds in power modules (Courtesy of ABB)
Chapter II.
Figure 2.1. Schematic of a solder joint showing the final metal, under-bump-metallurgy and
solder ball. These three metals must be joined, forming a single metallurgical system40
Figure 2.2. Scanning electron micrograph of a eutectic solder bump on a silicon IC40
Figure 2.3. Evaporative Solder Bumping Process
Figure 2.4. High temperature solder joined to non-ceramic substrate
Figure 2.5. Solder bumping by printing solder paste
Figure 2.6. SEM photos of wafer bumping by stencil printing method. (a) Al pad; (b) Ni-Au
UBM; (c) Solder paste; (d) reflowed bump
Figure 2.7. Solder bumps on wafer
Figure 2.8. Electroplated UBM w/Mini Bump and Solder
Figure 2.9. (a) Some funamental motions for solder bump formation and (b) SEM photo of the
solder alloy ball formed by arc discharge
Figure 2.10. (a) SEM micrograph of a Sn/Pb SBB; (b) SEM micrograph of stud bump after
300°C reflow in a nitrogen. Solder has dewetted from the Al bond pad
Figure 2.11. Zincation enables the electroless plating of nickel on top of the aluminum bond pad.48
Figure 2.12. Illustration of an electroless nickel UBM assembled to a substrate with conductive
adhesive. This produces a very low profile assembly
Figure 2.13. Scanning electron micrograph of an electroless nickel UBM with eutectic
63Sn/37Pb solder deposited on top
Figure 2.14. Ball size distribution of micro solder balls 100 mm in diameter
Figure 2.15. Flow chart of the microball arranging and transferring process

Figure 2.16. Schematic diagram of microball mounter.	. 51
Figure 2.17. SEM image of area-arrayed micro solder balls	.51
Figure 2.18. Tacky DotsTM assembly flowchart.	. 52
Figure 2.19. Once-reflowed Tacky Dots solder bumps and cross section view	. 52
Figure 2.20. Stacked solder-bump interconnection.	. 54
Figure 2.21. Double-bump assembly process	. 54
Figure 2.22. Schematic depicting Ceramic Column Grid Array (CCGA) structures assembled	l to
a card	. 56
Figure 2.23. Cross sections of wire (a) and cast (b) CCGAs after initial card attach	. 56
Figure 2.24. (a) Schematic of a solder ball subjected to an external load; (b) First and (c) second	ond
reflow geometry of the solder ball in a BGA assembly.	. 57
Figure 2.25. Schematic cross section of the S3-diepack.	. 58
Figure 2.26. Side view of an assembled S³-Diepack.	. 58
Figure 2.27. SolderQuikTM Chip Carrier Mounting Device (CCMD) and Column Grid Ar	ray
(CGA)	. 59
Figure 2.28. Flowchart of chip carrier mounting device assembly process.	. 59
Figure 2.29. Types of common solder joints.	.61
Figure 2.30. (a) Single bump solder joint structure; (b) Triple-stacked high standoff solder joint structure;	oint
structure	. 62
Figure 2.31. Cross section schematics of the dimension parameters of four solder jo	oint
structures, (a) Single bump barrel shape; (b) Triple-stacked hourglass shape; (c) Triple-stack	ked
barrel shape; and (d) Triple-stacked column shape.	. 63
Figure 2.32. Microphotographs of solder joints with different heights and shapes; (a) Sin	ıgle
bump barrel-shaped; (b) triple-stacked hourglass-shaped; (c) triple-stacked barrel-shaped; and	(d)
triple-stacked column-shaped.	. 65
Figure 2.33. Stencil printing process for solder deposition.	.70
Figure 2.34. Process for solder joint formation on power chip; (a) solder mask patterning;	(b)
solder bumping; and (c) flip chip bonding.	.71
Figure 2.35. Solder joint arrays of different pitch and size	.71
Figure 2.36. Solder bumping process using stencil printing for single bump solder jo	oint
fabrication	.72

Figure 2.37. Flip chip bonding process for single bump solder joint fabrication	73
Figure 2.38. Stacked solder bumping process.	74
Figure 2.39. (a) Stacked solder joints on IGBT pads; (b), (c) and (d) are magnified photographical properties of the control o	aphs
of stacked solder bumps which make ready for fabricating triple-stacked hourglass-sha	aped,
barrel-shaped and column-shaped solder joints	75
Figure 2.40. Triple-stacked solder bump bonding process.	76
Figure 2.41. Flip chip on substrate assembly before underfill.	76
Figure 2.42. Photographs of stacked solder joints; (a) hourglass-shaped; (b) barrel-shaped	; and
(c) column-shaped	76
Figure 2.43. Flip chip on flex (FCOF) assembly after underfill.	77
Chapter III.	
Figure 3.1. The "Bathtub" failure rate.	83
Figure 3.2. Experimental procedure flowchart for solder joint reliability assessment of	
study	
Figure 3.3. A schematic illustration showing the measurement of solder bump resistance	
Figure 3.4. (a) The test vehicle design; (b) picture of the test vehicle; and (c) flip chip under	r test
in the test vehicle.	90
Figure 3.5. Dimensions and solder joint locations of temperature cycling test chips	91
Figure 3.6. Example of the temperature cycling samples.	91
Figure 3.7. Solder joint configurations for the first set of temperature cycling samples	
Figure 3.8. Programmed temperature cycling temperature profile and real temperature profil	e for
the first set of samples	92
Figure 3.9. The solder joint configurations for the second set of temperature cycling samples	
Figure 3.10. Programmed temperature cycling temperature profile and real temperature pr	ofile
for the second set of samples	93
Figure 3.11. Instron machine used for adhesion test.	94
Figure 3.12. Tensile test samples after solder bumping. (a) Stacked solder bump	
conventional single solder bump.	94
Figure 3.13. Tensile and shear test chip configuration.	
Figure 3.14. Schematic of tensile test structures and a photograph of test sample	

Figure 3.15. Schematic of double lap joints shear test structure and a photograph and test
sample96
Figure 3.16. (a) SEM picture; (b) EDX mapping of the triple-stacked solder bump structure97
Figure 3.17. (a) SEM picture; (b) EDX mapping of the interface between middle solder bump
(Sn10/Pb90) and external solder bump (Sn63/Pb37)
Figure 3.18. Reflection from an air-gap and at a bonded interface
Figure 3.19. A comparison of the available three acoustic microscopy techniques99
Figure 3.20. A typical A-Scan image (with the selected gates) of a device on a substrate 101
Figure 3.21. Schematic of the C-SAM TAMITM technique
Figure 3.22. Gating scheme with TAMI feature 104
Figure 3.23. A typical A-Scan image (with the selected gates) of a flip chip on board assembly.105
Figure 3.24. Computer interface of TAMITM scan
Figure 3.25. TAMITM signal and images at selected gates corresponding to different layers in
the scanned structure; (a) gate 1 corresponding to top silicon surface; (b) gate 3 corresponding to
a layer inside silicon; (c) gate 9 corresponding to the interface between chip pad and solder joint;
and (d) gate 16 corresponding to a layer inside solder joint
Figure 3.26. (a) TAMITM image of a flip chip assembly; (b) processed picture of the TAMITM
image by IMAQ Vision Builder software which is used to calculate crack or contact area 108
Figure 3.27. Adhesion strength for different solder joint configuration
Figure 3.28. Typical stress-displacement curve under tensile test for conventional single solder
bump and stacked solder bump on in-house sputtered Cr/Cu UBM device pad110
Figure 3.29. Typical stress-displacement curve under tensile test for conventional single solder
bump and stacked solder bump on vendor supplied solderable device pad (Ti/Ni/Ag UBM)110
Figure 3.30. Pictorial representation of stress concentration for (a) conventional single solder
bump; (b) stacked solder bump
Figure 3.31. Typical (a) load-displacement curve; (b) engineering stress-displacement of as-
processed single barrel-shaped solder joints and stacked hourglass-shaped solder joints under
tensile test
Figure 3.32. Typical failed samples of (a) single bump barrel-shaped solder joints and (b) stacked
hourglass-shaped solder joints before temperature cycling under tensile test

Figure 3.33. Average adhesion strength of as-processed single barrel-shaped solder joints and
stacked hourglass-shaped solder joints; (a) in load; (b) in stress
Figure 3.34. Typical load-displacement curves of single bump barrel-shaped solder joints and
stacked hourglass-shaped solder joints under tensile test after 800 temperature cycles
Figure 3.35. Typical load-displacement curve under tensile test for single bump barrel-shaped
solder joints and stacked hourglass-shaped solder joints after 1200 temperature cycles 114
Figure 3.36. Typical failed samples of (a) single bump barrel-shaped solder joints and (b) stacked
hourglass-shaped solder joints after 1200 temperature cycles under tensile test
Figure 3.37. Tensile test results (a) failure load; (b) fractional strength of stacked hourglass-
shaped and single barrel-shaped solder joints for as-processed samples and samples after 800,
1200 temperature cycles
Figure 3.38. Typical load-displacement curve under shear test for as-processed single barrel-
shaped solder joints and stacked hourglass-shaped solder joints
Figure 3.39. Typical failed samples of (a) single bump barrel-shaped solder joints and (b) stacked
hourglass-shaped solder joints before temperature cycling under shear test
Figure 3.40. Typical load-displacement curve under shear test for single bump barrel-shaped
solder joints and stacked hourglass-shaped solder joints after 800 temperature cycles 117
Figure 3.41. Typical load-displacement curve under shear test for single bump barrel-shaped
solder joints and stacked hourglass-shaped solder joints after 1200 temperature cycles 118
Figure 3.42. Typical failed samples of (a) single bump barrel-shaped solder joints and (b) stacked
hourglass-shaped solder joints after 1200 temperature cycles under shear test
Figure 3.43. Shear test results (a) failure load; (b) fractional load of stacked hourglass-shaped
and single barrel-shaped solder joints for as-processed samples and samples after 800, 1200
temperature cycles
Figure 3.44. Typical electrical resistance increases of single bump barrel-shaped non-underfilled
solder joints (a) joint 0; (b) joints 2,5; and (c) joints 1, 3, 4, 6 during temperature cycling 122
Figure 3.45. Average fatigue life (crack initiation, crack propagation and catastrophic failure) of
single bump barrel-shaped non-underfilled solder joints at different locations
Figure 3.46. C-SAM images of the interface between barrel-shaped solder joints and chip during
temperature cycling
Figure 3.47. Side views of single bump barrel-shaped solder joints after temperature cycling 124

Figure 3.48. Typical cross sections of thermal fatigue failed single barrel-shaped solder joints.124
Figure 3.49. Electrical resistance increases of single barrel-shaped underfilled solder joints
during temperature cycling
Figure 3.50. C-SAM images of the interface between single barrel-shaped underfilled solder
joints and chip during temperature cycling
Figure 3.51. Cross sections of failed single barrel-shaped underfilled solder joints
Figure 3.52. Typical electrical resistance increases of stacked hourglass/column-shaped non-
underfilled solder joints (a) joint 0; (b) joints 2,5; and (c) joints 1, 3, 4, 6 during temperature cycling
Figure 3.53. Average fatigue life (crack initiation, crack propagation and catastrophic failure) of
stacked hourglass/column-shaped non-underfilled solder joints at different locations
Figure 3.54. C-SAM images of the interface between stacked hourglass/column-shaped solder
joints and chip during temperature cycling
Figure 3.55. Side views of stacked hourglass/column-shaped solder joints after temperature
cycling
Figure 3.56. Typical cross sections of thermal fatigue failed stacked hourglass/column-shaped
solder joints
Figure 3.57. Electrical resistance increases of stacked hourglass/column-shaped underfilled
solder joints during temperature cycling
Figure 3.58. C-SAM images of the interface between stacked hourglass/column-shaped
underfilled solder joints and chip during temperature cycling
Figure 3.59. Typical cross sections of thermal fatigue failed stacked hourglass/column-shaped
underfilled solder joints
Figure 3.60. Typical electrical resistance increases of single bump barrel-shaped solder joints
during temperature cycling
Figure 3.61. C-SAM images of the interface between single barrel-shaped solder joints and chip
during temperature cycling
Figure 3.62. The fractional crack area of solder joint and chip pad interface for the seven solder
joints on a test chip at different temperature cycles
Figure 3.63. Typical cross sections of thermal fatigue failed single barrel-shaped solder joints.136

Figure 3.64. Typical electrical resistance increases of stacked hourglass/column-shaped solder
joints during temperature cycling
Figure 3.65. C-SAM images of the interface between stacked hourglass/column-shaped solder
joints and chip during temperature cycling
Figure 3.66. The fractional crack area of solder joint and chip pad interface for the seven solder
joints on a test chip at different temperature cycles
Figure 3.67. Typical cross sections of thermal fatigue failed stacked hourglass/column-shaped
solder joints
Figure 3.68. (a) SEM picture; (b) EDX mapping of one corner of a fatigue failed triple-stacked
solder joint
Figure 3.69. Typical electrical resistance increases of stacked barrel-shaped solder joints during
temperature cycling
Figure 3.70. C-SAM images of the interface between stacked barrel-shaped solder joints and
chip during temperature cycling
Figure 3.71. Typical cross sections of thermal fatigue failed stacked barrel-shaped solder joints.141
Figure 3.72. Illustration of solder joint fatigue damage process
Figure 3.73. Coarsened zones in temperature cycled solder joints; (a) and (b) before macrocrack
formation; (c) and (d) after macrocrack formation and propagation
Figure 3.74. Illustration of preferred crack initiation location and propagation direction; (a)
silicon chip side; (b) substrate side
Figure 3.75. Schematic of solder joint assembly mechanics during temperature cycling. (a)
before temperature cycling; (b) during heating process; and (c) during cooling process 147
Figure 3.76. Preferred locations for crack initiation on heating and cooling in solder joints 147
Figure 3.77. Typical crack paths in solder joint fatigue failure; (a) and (b) for single bump
barrel-shaped solder joints and (c) and (d) for stacked hourglass-shaped solder joints
Figure 3.78. Average fatigue life of different solder joint configurations: single bump barrel-
shaped solder joints with and without underfill; stacked hourglass/column-shaped solder joints
with and without underfill
Figure 3.79. Average crack initiation, crack propagation and catastrophic failure time of non-
underfilled single bump barrel-shaped solder joints and stacked hourglass/column-shaped solder
ioints 149

Figure 3.80. Electrical resistance increase slopes for a typical non-underfilled single bump
barrel-shaped solder joint and stacked hourglass/column-shaped solder joint150
Figure 3.81. A comparison of electrical resistance increase rate for non-underfilled single bump
barrel-shaped solder joints and stacked hourglass/column-shaped solder joints
Figure 3.82. Average fatigue life of different solder joint configurations: stacked
hourglass/column-shaped solder joints, stacked barrel-shaped solder joints, and single bump
barrel-shaped solder joints
Figure 3.83. Average crack initiation, crack propagation and catastrophic failure time of stacked
hourglass/column-shaped solder joints, stacked barrel-shaped solder joints, and single bump
barrel-shaped solder joints
Figure 3.84. Electrical resistance increase slope for a typical stacked hourglass/column-shaped
solder joint, stacked barrel-shaped solder joint, and single bump barrel-shaped solder joint 153
Figure 3.85. A comparison of electrical resistance increase rate for single bump barrel-shaped
solder joints, stacked hourglass/column-shaped solder joints and stacked barrel-shaped solder
joints
Figure 3.86. Average crack area increase rate during temperature cycling for single bump barrel-
shaped solder joints and stacked hourglass/column-shaped solder joints154
Figure 3.87. High standoff solder joint distortion in temperature cycling158
Figure 3.88. Fatigue failed ceramic column grid array
Figure 3.89. Solder joint reliability optimization by controlling solder joint shape with the same
height and pad size; (a) schematic stress distribution in different solder joint shapes; (b)
reliability optimization through interfacial and cohesive failure
Chapter IV.
Figure 4.1. Demonstration of flexible circuits (courtesy of DuPont)
Figure 4.2. A comparison of the average fatigue life of flip chip on PCB board and flip chip on
flex assemblies with single bump barrel-shaped solder joints and stacked hourglass/column-
shaped solder joints under the first thermal cycling condition
Figure 4.3. A comparison of the average fatigue life of flip chip on PCB board and flip chip on
flex assemblies with single bump barrel-shaped solder joints under the second thermal cycling
condition

Figure 4.4. C-SAM images of the interface between single barrel-shaped solder joints and chip of
a typical FCOF assembly during temperature cycling
Figure 4.5. The fractional crack area of solder joint and chip pad interface for the seven solder
joints on the FCOF assembly at different temperature cycles
Figure 4.6. Typical C-SAM images of the interface between stacked hourglass/column-shaped
solder joints and chip in FCOF assembly during temperature cycling
Figure 4.7. The fractional crack area of solder joint and chip pad interface for the seven solder
joints on the FCOF assembly at different temperature cycles
Figure 4.8. A comparison of the average crack area increase rate of FCOF and FCOB assemblies
with single bump barrel-shaped solder joints and stacked hourglass/column-shaped solder joints
during temperature cycling under the second temperature cycling condition
Figure 4.9. Schematic drawing of the one-dimensional flex strip sample. (a) 3-D drawing; (b)
cross section
Figure 4.10. Two-dimensional flex plate test sample. (a) Cross-section view; (b) Top view; (c)
Probe locations. 173
Figure 4.11. The TA Instruments Dynamic Mechanical Analyzer. (a) The outlook; (b) Clamp
assembly; (c) Magnified picture of probe and sample under test
Figure 4.12. Typical TMA traces for flex deformation in a flip chip on flex assembly through
three temperature cycles. (a) position vs. temperature; (b) position vs. time; and (c) position vs.
static force
Figure 4.13. Typical TMA trace of flex displacement in one flex strip sample through three
temperature cycles
Figure 4.14. Comparison of the flex displacements at different locations in the flex strip during
temperature cycling. (a) the first sample; (b) the second sample
Figure 4.15. Summary of the TMA test result for the one-dimensional flex strip samples 178
Figure 4.16. Typical TMA trace of flex displacement in a two-dimensional flex plate sample
through three temperature cycles. 178
Figure 4.17. Displacement of flex at different locations during temperature cycle of 50°C and
150°C
Figure 4.18. Cross section of flip chip on flex assembly showing flex buckling at room
temperature. (a) Flex near one solder joint; (b) flex between two solder joints

Figure 4.19. Schematic of exaggerated thermal displacements in flip chip on rigid board
package
Figure 4.20. Flex buckling in flip chip on flex assembly. (a) The buckling mechanism; (b)
Schematic of exaggerated thermal bending of flex substrate in flip chip on flex package 181
Chapter V.
Figure 5.1. Fairchild's BGA MOSFET
Figure 5.2. IR's FlipFETTM
Figure 5.3. Schematic of a Harris Thin Pack with solderable contacts on both sides of the device187
Figure 5.4. Cross-sectional view of solder joint area array interconnection of power chips 189
Figure 5.5. Double-sided cooling of designed CSPs
Figure 5.6. Comparison of contact geometries of wire bond and solder bump interconnection. 191
Figure 5.7. (a) The structure and (b) the cross sectional view of D2BGA chip-scale packaged
power device
Figure 5.8. D2BGA IGBT chip-scale package (a) without and (b) with encapsulation
Figure 5.9. Cross section view of cavity-down flip chip on flex CSP
Figure 5.10. An example of cavity-down flip chip on flex CSP
Figure 5.11. Die-map of IXSD35N120A
Figure 5.12. Forward characteristic of IGBT device tested by lower power curve tracer with
probe contact after each major process steps and that of wire bonded IGBT196
Figure 5.13. Summary of the voltage drop and on-resistance of IGBT CSP and IGBT TO-247
package
Figure 5.14. Typical saturation characteristics curves of (a) Commercial packaged IGBT and (b)
CSP IGBT198
Figure 5.15. Total resistance of wire bonds and solder joints for power chip interconnection. 199
Figure 5.16. The average contact resistance of in-house made wire bond, commercial wire bond
and solder joint to IGBT pads
Figure 5.17. Wire bond lifted-open or fused due to current imbalance among bonding wires 201
Figure 5.18. Thermal cycling test configurations of CSPs: (a) barrel-shaped; (a) barrel-shaped
and underfilled; (c) high standoff hourglass-shaped; and (d) high standoff hourglass-shaped and
underfilled solder joint interconnections

Figure 5.19. Typical (a) forward voltage and (b) resistance changes of CSP assemblies vers	sus
number of thermal cycles	04
Figure 5.20. Comparison of average fatigue lifetime of four different configurations of CSPs;	(a)
using VFW as criterion; (b) using RFW as criterion	05
Figure 5.21. Cross section pictures of failed solder joints (a) barrel-shaped (b) and	(c)
hourglass/column-shaped	05
Figure 5.22. C-SAM images of CSP test samples with high standoff hourglass-shaped (a) no	n-
underfilled; (b) underfilled solder joints after 8600 temperature cycles	05
Figure 5.23. Microphotographs of die attach layers of CSP test samples with high stander	off
hourglass-shaped (a) non-underfilled; (b) underfilled solder joints after fatigue failure2	06
Figure 5.24. A basic unit for half-bridge circuit (c) can be built by an IGBT CSP and a did	ode
CSP (a) attached to a substrate (b)	06
Chapter VI.	
Figure 6.1. Converter topologies	
Figure 6.2. The configuration of the first phase power module	
Figure 6.3. (a) IPEM circuit and (b) schematic IPEM structure layers	15
Figure 6.4. Schematic structure of the IPEM; (a) before assembly, but the top layer is flipp	ed
and ready for attachment; (b) after assembly of top and bottom layers and the two gates drive	ers
and snubber capacitor	16
Figure 6.5. Cross-sectional view of the packaged IPEM	16
Figure 6.6. Circuit diagram of the second phase FCOF-IPEM with simple gate driver a	nd
control circuitry	17
Figure 6.7. Schematic FCOF structure of an integrated power electronics module built by Co	SP
power devices	18
Figure 6.8. FCOF-IPEM fabrication process flowchart and similar pictures for correspondi	ng
steps for IGBT case	23
Figure 6.9. Top flex substrate preparation	24
Figure 6.10. Bottom IMS substrate preparation	25
Figure 6.11. Prototypes of FCOF IGBT power modules: (a) half-bridge power stage module;	(b)
half-bridge power module with simple integrated gate driver2	26

Figure 6.12. Switching waveforms of FCOF IGBT power modules
Figure 6.13. Voltage drop for different packages at Ic=90 A and Ic=35 A
Figure 6.14. Pulse-switch test circuit
Figure 6.15. Peak voltages and overshoot percentages for the three packages
Figure 6.16. Switching waveforms of (a) FCOF module; (b) TO-247 IGBT device; (c)
commercial wire-bond module
Figure 6.17. The dynamic test circuit
Figure 6.18. Turn-off switching witching waveform of (a) Commercial packaged IGBT and (b)
FCOF module. 232
Figure 6.19. Peak voltages and overshoot percentages for different packages233
Figure 6.20. Parasitic elements of a half bridge power module
Figure 6.21. Three-dimensional thermal paths of FCOF module
Figure 6.22. Typical (a) forward voltage and (b) resistance changes of the two IGBTs and two
diodes in a FCOF power module versus number of thermal cycles
Figure 6.23. Typical (a) forward voltage and (b) resistance changes of the two IGBTs and two
diodes in a commercial wire bonded power module versus number of thermal cycles 237
Figure 6.24. Distorted forward curves of IGBTs and diodes in commercial power module after
forward drops have obvious increase; (a) IGBT; (b) diode
Figure 6.25. C-SAM image of the interface between IGBT solder joint and flex substrate in a
FCOF power module
Figure 6.26. Failed commercial wire bond power module; (a) Output lead failure; (b) overview
of failed open module; (c) Wire bond heel necking and wire bond residue left by manufacture
process

LIST OF ACRONYMS

AMI	Acoustic Micrography Imaging
	Ball Grid Array
	Ball Limiting Metallurgy
	Controlled Collapse Chip Connection
	Ceramic Column Grid Array
	Column Grid Array
	Direct Bond Copper
D ² BGA	Die Dimensional Ball Grid Array
DCA	Direct Chip Attach
DIP	Dual-In-Line Package
DMA	Dynamic Mechanical Analyzer
EDX	Energy Dispersive X-Ray
FC	Flipchip
FCOB	Flip Chip on Board
FCOF	Flip Chip 0n Flex
FEA	Finite Element Analysis
FOM	Figure of Merit
HDI	High Density Interconnect
HTP	
IC	Integrated Circuit
	Insulated Gate Bipolar Transistor
	input/output
	Integrated Power Electronics Modules
IR	International Rectifier
JEDEC	Joint Electron Device Engineering Council
KGD	Known-good-die
MCM	
	Metal Oxide Semiconductor Field Effect Transistor
	Metal Posts Interconnected Parallel Plate Structure
	Printed Circuit Board
	Pin Grid Array
	Power Overlay
	Printed Wiring Board
QFP	Quad Flat Pack

S ³	Solder Support Structure
	Scanning Acoustic Microscopes
SBB	Stud Bump Bonding
SEM	Scanning Electron Microscope
SIP	Single-in-Line Package
	Scanning Laser Acoustic Microscope
SMT	Surface Mount Technology
SO	Small Outline Package
SOIC	Small Outline Integrated Circui
SOT	Small Outline Transiston
TAB	Tape Automated Bonding
TAMI	Tomographic Acoustic Micrography Imaging
TEM	Transmission Electron Microscope
TMA	Thermal Mechanical Analysis
TO	Transistor Outline Package
TOF	Time of Fligh
TSSOP	Thin Shrink Small Outline Packages
UBM	Under Bump Metallurgy
UV	Ultraviole
	Voltage Source Inverte
XPS	X-Ray Photoelectron Spectroscopy