Optimization of Bonding Geometry for a Planar Power Module to Minimize Thermal Impedance and Thermo-Mechanical Stress

Xiao Cao

Dissertation submitted to the faculty of the Virginia Polytechnic Institute and State University in partial fulfillment of the requirements for the degree

of

Doctor of Philosophy

In

Electrical Engineering

Khai D. T. Ngo (Chair)

Guo Quan Lu

Kathleen Meehan

Scott M. Bailey

Srinath Ekkad

May 2, 2011

Blacksburg, Virginia

Key Words: power module; power electronics packaging; high density integration; thermal management; thermo-mechanical stress; reliability test

Draft 09/01/2009

(Questions? Concerns? Contact Gail McMillan, Director of the Digital Library and Archives at Virginia Tech's University Libraries: gailmac@vt.edu)

(Please ensure that Javascript is enabled on your browser before using this tool.)

Virginia Tech ETD Fair Use Analysis Results

This is not a replacement for professional legal advice but an effort to assist you in making a sound decision.

Name: Xiao Cao

Description of item under review for fair use: [1] Figure 1.1 Trend in dissipated power per effective die area of the die with the highest dissipation in the power module [1]; Source: Ger Janssen, Arjan Kole, and Alain Leroux, “Trend in Cooling of Electronics: The Use of Thermal Roadmap”, Electronics Cooling, http://www.electronics-cooling.com/2004/08/trends-in-cooling-of-electronics-the-use-of-thermal-roadmaps/ [2] Figure 1.2 (a) Outside and inside of a commercial wire-bond module [7]; (b) the cross-sectional view of the IGBT module on a heatsink; Source: K. Xing, F. C. Lee, and D. Borojevic, “Extraction of Parasitics within Wire-Bond IGBT Modules”, in Proc. IEEE Applied Power Electronics Conference and Exposition, vol. 1, February, 1998, pp. 497-503. [3] Figure 1.3 Dimple array interconnection [11]; Source: S. S. Wen, D. Huff, and G.-Q. Lu, “Design and thermo-mechanical analysis of a Dimple-Array Interconnect technique for power semiconductor devices,” in Proc. Electronic Components and Technology Conference, pp. 378-383, 2001. [4] Figure 1.4 Flip-chip on flex interconnection [13]; Source: Y. Xiao, R. Natarajan, T. P. Chow, E. J. Rymaszewski, and R. J. Gutmann, “Flip-chip Flex-circuit Packaging for 42 V/16 A Integrated Power Electronics Module Applications,” in Proc. IEEE Appl. Power Electron. Conf. Expo., 2002, pp. 21 – 26. [5] Figure 1.5 Sandwich structure of power module [23]; Source: C. M. Johnson, C. Buttay, S. J. Rashid, F. Udrea, G. A. J. Amaratunga, P. Ireland, and R. K. Malhan, “Compact Double-Side Liquid-Impingement-Cooled Integrated Power Electronic Module,” in Proc. 19th International Symposium Power Semiconductor Devices and IC’s, 2007, pp. 53-56. [6] Figure 1.6 Power bump packaging for power module [26]; Source: M. Mermet-Guyennet, “New Structure of Power Integrated Module,” in Proc. 4th Int. Conf. Integrated Power Electron. Systems, 2006. [7] Figure 1.7 SKiN power module from Semikron [30]; Source: C. Goebl and P. Bechedahl, “A New 3D Power Module Packaging Without Bond Wires,” in Proc. Power Conversion Intelligent Motion, 2008. [8] Figure 1.8 MiniSKiiP power module from Semikron [35]; Source: T. Stockmeier, “From packaging to ‘Un’-packaging – trends in power semiconductor modules,” in Proc. IEEE 20th Int. Symp. Power Semiconductor Devices IC’s, 2008, pp. 12-19. [9] Figure 1.9 SKiM power module from Semikron [31]; Source: P. Beckedahl, T. Grasshoff, and M. Lederer, “A new power module concept for automotive applications,” in Proc. PCIM, 2007. [10] Figure 1.10 Plate-bonded module in Lexus [6]; Source: Schulz-Harder, “Review on Highly Integrated Solutions for Power Electronics Devices”, in Proc. Conference on Integrated Power Electronics Systems, March 2008, pp.96-102. [11] Figure 6.7 Plate-bonded power module from Toyota [6]; Source: Schulz-Harder, “Review on Highly Integrated Solutions for Power Electronics Devices”, in Proc. Conference on Integrated Power Electronics Systems, March 2008, pp.96-102. [12] Figure 6.9 Metal-Post-Interconnect-Parallel-Plate Structure (MPIPPS) proposed by CPES [32]; Source: Sihua Wen, "Thermal and Thermo-Mechanical Analyses of Wire Bond vs. Three-dimensionally Packaged Power Electronics Modules", Master Thesis, Virginia Tech, 1999. [13] Figure 7.16 Formation of curvature in die-attachment [126]; Source: Li Jiang, Guo-Quan Lu, and Khai Ngo, "Thermo-Mechanical Reliability of Nano-Silver Sintered Joints Versus Lead-Free Solder Joints for Attaching Large-Area Silicon Devices", in proc. of SAE Power System Conference, November 2010. [14] Figure 7.18 The optical setup for the curvature measurement; Source: Li Jiang, “Thermo-Mechanical Reliability of Sintered-Silver Joint versus Lead-Free Solder for Attaching Large-Area Devices”, Master Thesis, Virginia Tech, 2010. Figure 7.20 Mechanism of curvature measurement by optical set-up [130]; Source: Lu J, Handbook of Measurement of Residual Stresses, (Lilburn, GA: Fairmount Press), 1996 [15] Figure7.21 Schematic of the position-sensitive photo-detector [131]; Source: J. G. Bai, “Low-temperature sintering of nanoscale silver paste for semiconductor device interconnection,” Ph.D Dissertation, pp.59, Virginia Polytechnic Institute and State University, Blacksburg, VA 2005.

Report generated on: 11-27-2011 at : 03:40:29

Based on the information you provided:

Factor 1

Your consideration of the purpose and character of your use of the copyright work weighs: ***in favor of fair use***

Factor 2

Your consideration of the nature of the copyrighted work you used weighs: ***in favor of fair use***

Factor 3

Your consideration of the amount and substantiality of your use of the copyrighted work weighs: ***against fair use***

Factor 4

Your consideration of the effect or potential effect on the market after your use of the copyrighted work weighs: ***in favor of fair use***

Based on the information you provided, your use of the copyrighted work weighs: ***in favor of fair use***