The Design and Implementation of a Spatial Partitioner for use in a Runtime Reconfigurable System
|dc.contributor.author||Moye, Charles David||en_US|
Microprocessors have difficulties addressing the demands of today's high-performance embedded applications. ASICs are a good solution to the speed concerns, but their cost and time to market can make them impractical for some needs. Configurable Computing Machines (CCMs) provide a cost-effective way of creating custom components; however, oftentimes it would be better if there were a way to change the configuration of the CCM as a program is executing. An efficient way of doing this is with Runtime Reconfigurable (RTR) computing architectures.
In an RTR system, one challenging problem is the assignment of operators onto the array of processing elements (PEs) in a way as to simultaneously minimize both the number of PEs used and the number of interconnections between them for each configuration. This job is automated through the use of a software program referred to as the Spatial Partitioner.
The design and implementation of the Spatial Partitioner is the subject of this work. The Spatial Partitioner developed herein uses an iterative, recursive algorithm along with cluster refinement to find a reasonably efficient allocation of operators onto the target platform in a reasonable amount of time. Information about the topology of the target platform is used throughout the execution of the algorithm to ensure that the resulting solution is legal in terms of layout.
|dc.rights||I hereby grant to Virginia Tech or its agents the right to archive and to make available my thesis or dissertation in whole or in part in the University Libraries in all forms of media, now or hereafter known. I retain all proprietary rights, such as patent rights. I also retain the right to use in future works (such as articles or books) all or part of this thesis or dissertation.||en_US|
|dc.title||The Design and Implementation of a Spatial Partitioner for use in a Runtime Reconfigurable System||en_US|
|dc.contributor.department||Electrical and Computer Engineering||en_US|
|thesis.degree.name||Master of Science||en_US|
|thesis.degree.grantor||Virginia Polytechnic Institute and State University||en_US|
|dc.contributor.committeechair||Athanas, Peter M.||en_US|
|dc.contributor.committeemember||Nunnally, Charles E.||en_US|
|dc.contributor.committeemember||Jones, Mark T.||en_US|
Files in this item
This item appears in the following Collection(s)
Masters Theses