Show simple item record

dc.contributor.authorQu, Xinen_US
dc.date.accessioned2014-03-14T20:50:33Z
dc.date.available2014-03-14T20:50:33Z
dc.date.issued2000-11-28en_US
dc.identifier.otheretd-12212000-222112en_US
dc.identifier.urihttp://hdl.handle.net/10919/36360
dc.description.abstractThis thesis develops semi-automated methods to generate testbenches for VHDL models of communication systems. To illustrate the methods, a VHDL model was constructed for the speech-coding channel of the Global System for Mobile Communication (GSM). GSM is the Pan-European digital mobile telephony standard specified by the European Telecommunication Standards Institute (ETSI). This thesis emphasizes the error detection and error correction procedures that form an important part of the standard. First, a test bench template was generated using â Testbench Proâ , a waveform generation tool developed by SynaptiCAD. The template includes a random sequence of speech data. A C program was then developed as a user interface to control the simulation procedure. Using the C program, the user can select a test bench template and specify the input test vectors. The C program adds the userâ s test vectors to the test bench template to create a final VHDL test bench that is ready for simulation. The testing data is then encoded by the GSM encoder models, passed through the noisy channel model that introduces errors into the data stream and, finally, passed through the GSM decoder models which attempt to correct the channel errors. Sophisticated error detection and error correction algorithms are used in the encoder/decoder models to increase the reliability of data transmission over the noisy channel. Finally, the original speech data is compared to the decoder output to detect any remaining bit errors and to evaluate the system performance. The simulation system is semi-automated. The user selects a set of parameters using the C program interface. A testbench is then automatically created and simulated. Two final report files are automatically generated. No user interaction is needed after the initial parameter selection. Several experiments were performed to illustrate the various features of the automated testbench generation system.en_US
dc.publisherVirginia Techen_US
dc.relation.haspartfinal_thesis.pdfen_US
dc.rightsI hereby certify that, if appropriate, I have obtained and attached hereto a written permission statement from the owner(s) of each third party copyrighted matter to be included in my thesis, dissertation, or project report, allowing distribution as specified below. I certify that the version I submitted is the same as that approved by my advisory committee. I hereby grant to Virginia Tech or its agents the non-exclusive license to archive and make accessible, under the conditions specified below, my thesis, dissertation, or project report in whole or in part in all forms of media, now or hereafter known. I retain all other ownership rights to the copyright of the thesis, dissertation or project report. I also retain the right to use in future works (such as articles or books) all or part of this thesis, dissertation, or project report.en_US
dc.subjectVHDLen_US
dc.subjectGSMen_US
dc.subjectViterbien_US
dc.subjectTestbenchen_US
dc.titleAutomated Testbench Generation for Communication Systemsen_US
dc.typeThesisen_US
dc.contributor.departmentComputer Engineeringen_US
dc.description.degreeMaster of Scienceen_US
thesis.degree.nameMaster of Scienceen_US
thesis.degree.levelmastersen_US
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen_US
thesis.degree.disciplineComputer Engineeringen_US
dc.contributor.committeechairGray, Festus Gailen_US
dc.contributor.committeememberArmstrong, James R.en_US
dc.contributor.committeememberMidkiff, Scott F.en_US
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-12212000-222112/en_US
dc.date.sdate2000-12-21en_US
dc.date.rdate2002-01-09
dc.date.adate2001-01-09en_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record