Show simple item record

dc.contributor.authorVuppala, Srilekhaen_US
dc.date.accessioned2014-03-14T21:44:00Z
dc.date.available2014-03-14T21:44:00Z
dc.date.issued1996en_US
dc.identifier.otheretd-08292008-063326en_US
dc.identifier.urihttp://hdl.handle.net/10919/44488
dc.description.abstractHardware description languages(HDLs) are frequently used to construct performance models to represent systems early in the design process. This research study has resulted in the development of a methodology to construct VHDL performance models which will help to significantly reduce the time from an initial conception to a working design. To further reduce development time, reuse of existing structural primitives is emphasized. Typical models of multi-processor architectures are very large and complex. Validation of theses models is difficult and time consuming. This thesis also develops a methodology for model validation. A seventeen processor raceway architecture, that was developed as a part of the ongoing RASSP(Rapid Prototyping of Application Specific Signal Processors) project, is used as a template to illustrate the new methodologies of performance model construction and model validation. The design consists of seventeen processors interconnected by multiple crossbar switches. Two software algorithms were mapped onto the architecture: a Synthetic Aperture Radar(SAR) Range Processing Algorithm and a SAR Multiswath Processing Algorithm. The methodologies developed in this thesis will considerably reduce the amount of time needed to construct and validate performance models of complex multi-processor architectures.en_US
dc.format.mediumBTDen_US
dc.publisherVirginia Techen_US
dc.relation.haspartLD5655.V855_1996.V877.pdfen_US
dc.subjectVHDLen_US
dc.subjectperformance modelingen_US
dc.subjectmodel constructionen_US
dc.subjectmodel validationen_US
dc.subject.lccLD5655.V855 1996.V877en_US
dc.titleMethodology for VHDL performance model construction and validationen_US
dc.typeThesisen_US
dc.contributor.departmentElectrical Engineeringen_US
dc.description.degreeMaster of Scienceen_US
thesis.degree.nameMaster of Scienceen_US
thesis.degree.levelmastersen_US
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen_US
thesis.degree.disciplineElectrical Engineeringen_US
dc.contributor.committeechairGray, Festus Gailen_US
dc.contributor.committeememberArmstrong, James R.en_US
dc.contributor.committeememberCyre, W. R.en_US
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-08292008-063326/en_US
dc.date.sdate2008-08-29en_US
dc.date.rdate2008-08-29
dc.date.adate2008-08-29en_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record