Show simple item record

dc.contributor.authorChen, Zhiminen_US
dc.date.accessioned2015-02-04T20:07:43Z
dc.date.available2015-02-04T20:07:43Z
dc.date.issued2011-06-17en_US
dc.identifier.otheretd-06232011-231147en_US
dc.identifier.urihttp://hdl.handle.net/10919/51256
dc.description.abstractNowadays, we use embedded electronic devices in almost every aspect of our daily lives. They represent our electronic identity; they store private information; they monitor health status; they do confidential communications, and so on. All these applications rely on cryptography and, therefore, present us a research objective: how to implement cryptography on embedded systems in a trustworthy and efficient manner. Implementing embedded cryptography faces two challenges - constrained resources and physical attacks. Due to low cost constraints and power budget constraints, embedded devices are not able to use high-end processors. They cannot run at extremely high frequencies either. Since most embedded devices are portable and deployed in the field, attackers are able to get physical access and to mount attacks as they want. For example, the power dissipation, electromagnetic radiation, and execution time of embedded cryptography enable Side-Channel Attacks (SCAs), which can break cryptographic implementations in a very short time with a quite low cost. In this dissertation, we propose solutions to efficient implementation of SCA-resistant and high-performance cryptographic software on embedded systems. These solutions make use of two state-of-the-art architectures of embedded processors: instruction set extensions and multi-core architectures. We show that, with proper processor micro-architecture design and suitable software programming, we are able to deliver SCA-resistant software which performs well in security, performance, and cost. In comparison, related solutions have either high hardware cost or poor performance or low attack resistance. Therefore, our solutions are more practical and see a promising future in commercial products. Another contribution of our research is the proper partitioning of the Montgomery multiplication over multi-core processors. Our solution is scalable over multiple cores, achieving almost linear speedup with a high tolerance to inter-core communication delays. We expect our contributions to serve as solid building blocks that support secure and high-performance embedded systems.en_US
dc.format.mediumETDen_US
dc.language.isoen_USen_US
dc.publisherVirginia Techen_US
dc.relation.haspartChen_Z_D_2011.pdfen_US
dc.rightsI hereby certify that, if appropriate, I have obtained and attached hereto a written permission statement from the owner(s) of each third party copyrighted matter to be included in my thesis, dissertation, or project report, allowing distribution as specified below. I certify that the version I submitted is the same as that approved by my advisory committee. I hereby grant to Virginia Tech or its agents the non-exclusive license to archive and make accessible, under the conditions specified below, my thesis, dissertation, or project report in whole or in part in all forms of media, now or hereafter known. I retain all other ownership rights to the copyright of the thesis, dissertation or project report. I also retain the right to use in future works (such as articles or books) all or part of this thesis, dissertation, or project report.en_US
dc.subjectembedded systemsen_US
dc.subjectembedded securityen_US
dc.subjectvirtual secure circuiten_US
dc.subjectcryptographyen_US
dc.subjectpSHSen_US
dc.subjectside-channel attacken_US
dc.subjectparallel Montgomery multiplicationen_US
dc.titleSCA-Resistant and High-Performance Embedded Cryptography Using Instruction Set Extensions and Multi-Core Processorsen_US
dc.typeDissertationen_US
dc.contributor.departmentElectrical and Computer Engineeringen_US
dc.description.degreePh. D.en_US
thesis.degree.namePh. D.en_US
thesis.degree.leveldoctoralen_US
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen_US
thesis.degree.disciplineElectrical and Computer Engineeringen_US
dc.contributor.committeechairSchaumont, Patrick Roberten_US
dc.contributor.committeememberHsiao, Michael S.en_US
dc.contributor.committeememberNazhandali, Leylaen_US
dc.contributor.committeememberSakiyamam, Kazuoen_US
dc.contributor.committeememberYao, Danfengen_US
dc.contributor.committeememberda Silva, Claudio R. C. M.en_US
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-06232011-231147/en_US
dc.date.sdate2011-06-23en_US
dc.date.rdate2015-02-04
dc.date.adate2011-07-28en_US


Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record