Now showing items 1-1 of 1
Automatic verification of VHDL models
(Virginia Tech, 1990-07-07)
<p>Verification of a model describing a hardware system is very important for modeling and simulation purposes. It is necessary to ensure that the model accurately describes the hardware system. A scheme for the automatic ...