VTechWorks staff will be away for the Memorial Day holiday on Monday, May 27, and will not be replying to requests at that time. Thank you for your patience.
Now showing items 1-4 of 4
Low temperature seeding process for ferroelectric memory device
(United States Patent and Trademark Office, 1998-10-06)
A process for producing a ferroelectric lead zirconate titanate dielectric for a semiconductor device by applying a lead titanate seeding layer to a substrate before applying the lead zirconate titanate film, and a ...
Simple method of fabricating ferroelectric capacitors
(United States Patent and Trademark Office, 1998-09-15)
A ferroelectric capacitor device and method of manufacture. A substrate supports a bottom electrode structure, with an adhesion/diffusion barrier layer sandwiched therebetween. The electrode layer includes a metal or metal ...
Metalorganic chemical vapor deposition of (ba.sub.1-x Sr.sub.x)RuO.sub.3 /Ba.sub.1-x Sr.sub.x)TiO.sub.3 /(Ba.sub.1-x SR.sub.x)RuO.sub.3 capacitors for high dielectric materials
(United States Patent and Trademark Office, 1998-02-10)
A dynamic random access memory device having a ferroelectric thin film perovskite (Ba.sub.1-x Sr.sub.x)TiO.sub.3 layer sandwiched by top and bottom (Ba.sub.1-x Sr.sub.x)RuO.sub.3 electrodes. The memory device is made by a ...
High temperature electrode-barriers for ferroelectric and other capacitor structures
(United States Patent and Trademark Office, 1998-08-04)
A capacitor for use on silicon or other substrate has a multilayer electrode structure. In a preferred embodiment, a bottom electrode situated on the substrate has a bottom layer of Pt--Rh--O.sub.x, an intermediate layer ...