Show simple item record

dc.contributor.authorLee, Hyung K.
dc.contributor.authorHa, Dong S.
dc.identifier.citationHyung K. Lee and Dong S. Ha, “An Efficient Automatic Test Pattern Generator forStuck-Open Faults in CMOS Combinational Circuits,” VLSI Design, vol. 2, no. 3, pp. 199-207, 1994. doi:10.1155/1994/71941
dc.description.abstractIn this paper, we describe a highly efficient automatic test pattern generator for stuck-open (SOP) faults, calledSOPRANO, in CMOS combinational circuits. The key idea of SOPRANO is to convert a CMOS circuit into anequivalent gate level circuit and SOP faults into the equivalent stuck-at faults. Then SOPRANO derives testpatterns for SOP faults using a gate level test pattern generator. Several techniques to reduce the test set sizeare introduced in SOPRANO. Experimental results performed on eight benchmark circuits show that SOPRANOachieves high SOP fault coverage and short processing time.
dc.rightsCreative Commons Attribution 4.0 International
dc.titleAn Efficient Automatic Test Pattern Generator forStuck-Open Faults in CMOS Combinational Circuitsen_US
dc.typeArticle - Refereed
dc.description.versionPeer Reviewed
dc.rights.holderCopyright © 1994 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Files in this item


This item appears in the following Collection(s)

Show simple item record

Creative Commons Attribution 4.0 International
License: Creative Commons Attribution 4.0 International