



CVR College of Engineering Faculty Development Program

Wide Bandgap Power Electronics Impacts and Challenges to EV and PV Technologies

February 27, 2021
Hyderabad, India


Dr. Jih-Sheng (Jason) Lai
James S. Tucker Professor
Virginia Polytechnic Institute and State University
Future Energy Electronics Center
Blacksburg, VA 24061



Outline

- Background
- WBG Devices and Their Figure of Merits
- Applications and Challenging Issues
 - EV Motor Drive Inverters
 - PV Converters
 - Dead-Time Issues
- Discussion and Conclusion

A Commercial Product Using SiC Device



- An example commercial product using WBG device – SiC MOSFET based EV inverter has demonstrated significant motor drive efficiency.
- Especially at light loads, the loss is reduced by >80% → a big gain on urban driving cycle

3

A Commercial Product Using GaN Device



PC charger with Si devices – 120W
Weight: 340 g

PC charger with Si devices – 65W
Weight: 170 g

Universal charger with GaN devices – 65W
Weight: 50 g

- The example GaN based universal charger has demonstrated >70% size and weight reduction over the Si based PC chargers
- As GaN is still in its infant stage while Si is >65-year old, Future GaN performance is practically unimaginable

4

Key Properties of Wide Band Gap (WBG) Semiconductors

Material	A. Band gap (eV)	B. Breakdown electric field ($10^6 \cdot \text{V/cm}$)	C. Electron mobility ($\text{cm}^2/\text{V}\cdot\text{s}$)	D. Dielectric constant
Si	1.12	0.3	1350	11.8
SiC-4H	3.26	3.0	650	10.0
GaN	3.4	3.3	2000	9.5
$\beta\text{-Ga}_2\text{O}_3$	4.5	7.0	300	10
Diamond	5.45	5.6	1900	5.5
AlN	6.1	11.7	1100	8.7

- There are many factors for WBG materials to be superior to Si.
- Bandgap and breakdown e-field are the key factors. In fact these two are related.

Sources: 1. F. Ren and J.C. Zolper, *Wide Energy Bandgap Electronic Devices*, World Scientific, 2003
2. T. Igawa, "Unleashing the Potential of $\alpha\text{-Ga}_2\text{O}_3$," IEEE CMPT Symposium, Japan, 2019.


5

Power Figure of Merit (FOM) Based on Conduction Loss



$$\text{BFOM} = \varepsilon \cdot \mu \cdot E_C^3$$

$$R_{on,sp} = \frac{4V_{bk}^2}{\varepsilon \cdot \mu \cdot E_C^3} \quad \leftarrow \text{BFOM}$$


- For a given breakdown voltage V_{bk} , lower on-drop resistance, better figure of merit (FOM)
- Without considering switching losses, power FOM can be compared with $R_{on,sp}$
- All WBG devices are showing orders of magnitude better than the Si device



6



A Challenging Issue for Motor Drives – High dv/dt




- Dv/dt is related to the junction capacitance C_{oss} .
- As WBG device requires a smaller chip size for the same power rating, C_{oss} of WBG devices tends to be much lower as compared to Si devices.
- Simulation study shows dv/dt of SiC is about 20 V/ns and GaN is higher than 100 V/ns


9

Experimental Verification of WBG Device Switching dv/dt

SiC MOSFET: SCT2120AF



GaN HEMT: TPS3002




- Experimental results show dv/dt of SiC is about 15 V/ns and GaN is about 90 V/ns. They are slightly slower due to parasitic inductance in the loop.
- As compared to Si IGBT typically at <10 V/ns, dv/dt caused by WBG devices will worsen
 - Voltages spikes induced by long cable transmission lines,
 - bearing circulating current,
 - capacitive coupled current,
 - EMI, etc.

10

A Typical Motor Drive with a Long Cable Between Inverter and Motor


Some dv/dt related issues

1. Motor terminal over-voltage → due to the long cable transmission line effect
2. Bearing parasitic capacitance induced circulating current ($C \cdot dv/dt$)



11


Voltage Overshoot vs. Cable Length under Different dv/dt Conditions



- The transmission line effect due to the long cable between inverter and motor is a well-known phenomenon for the Si-IGBT drives.
- The motor terminal sees twice voltage typically between 10 and 100 meters with conventional IGBT drives, resulting motor insulation breakdown.
- For the SiC based drives, the voltage can double within 10 meters easily
- For the GaN based drives, under 100 and 50 V/ns conditions, the voltage doubles at 1 and 2 m, respectively

12



GaN Based Multilevel Inverter Output



- Even with the multilevel output voltage, dv/dt of GaN inverters still causes severe capacitive coupled current.
- Should we slow down the switching to ease the issue?

13

Switching Energy under Different Slope Rates




- Adjusting gate drive resistance allows the control of slew rates
- Reducing turn-on slew rate by 25X, loss is increased by $\approx 10X$
- Reducing turn-off slew rate by 33X, loss is increased by $\approx 60X$
- We have a good reason to keep high dv/dt , but what about the noises and capacitive coupling?

Turn-on		Turn-off	
dv/dt (V/ns)	E_{on} (nJ)	dv/dt (V/ns)	E_{off} (nJ)
100	30	133	18
40	82	13.3	112
4	320	4	1050

14

Tesla EV Motor Drive Solution to the C·dv/dt Current Issue!

- Slowing down switching is not preferred as it increases loss substantially. Therefore, EV motor drives tend to keep fast switching that results in a significant current caused by C·dv/dt or common mode (CM) current
- The CM current can circulate through bearing and damage the bearing balls
- The remedial solution by Tesla EV is to add brushes to bypass such a CM current through the shaft to ground
- **Not elegant, but a tradeoff !!!**





Photograph from Tesla Model S

15

VT-FEFC Solution to C·dv/dt Problem – Soft Switching



- Apply an auxiliary resonant circuit to create zero-voltage before the device turns on
 $\rightarrow V_{ds1}$ drops to zero before V_{gs1} turns on
- Lossless snubber capacitors C_1 and C_2 reduce dv/dt to <2 V/ns (50X reduction), completely solving the dv/dt related issue



16


VT-FEFC Soft-Switching Inverter for In-Vehicle Experiment

- Soft turn-on and turn-off under all voltage and current conditions have been verified with experiments
- Improve the efficiency to >99% by eliminating switching losses
- Implemented for in-vehicle testing and test drives with a modified Citivan



17

First Commercial Product to Adopt WBG Devices – PV Microinverter



- Enphase M250 – The first commercial product that adopts SiC diodes, D_1 and D_2 to reduce switching losses
- Interleaved flyback + unfolding
- Large capacitor bank for ripple reduction

18

FEEC

Two-Stage Design to Eliminate Electrolytic Capacitors

DCDC control

- ✓ MPPT
- ✓ PV voltage control with double-line ripple rejection

Inverter control

- ✓ DC bus regulation with grid-current distortion reduction
- ✓ Grid current control

- Design of two-stage dc-dc + dc-ac allows the ripple current to be suppressed in the middle dc link capacitor C_b
- Implementation with proportional + resonant controller further eliminates the double line frequency ripple

19

FEEC

Use of GaN Devices for DC-DC and DC-AC with MHz Switching to Reduce Size and Soft-Switching to Improve Efficiency

- **The commercial 300-W product:**
 - Dimension: 200 x 140 x 31 mm, or 0.868 liter
 - Efficiency: 95.5%
- **VT's 400-W PV Microinverter prototype containing four stages: DC-DC, DC-AC and EMI filters**
 - Dimension: 178 x 70 x 16 mm, or 0.2 liter, 23% of commercial 300-W product
 - Efficiency: 98%

Load Percentage	DC-AC Efficiency (%)	DC-DC Efficiency (%)	System Efficiency (%)
10%	98.2	95.8	94.0
20%	98.8	97.8	97.0
30%	99.0	98.2	97.5
50%	99.2	98.8	98.2
75%	99.3	99.0	98.4
100%	99.4	99.1	98.5

20

FEFC

A Challenging Issue in Soft-Switching Converter – PCB Layout

Circuit diagram

Positive-half cycle

Negative-half cycle

PCB layout

<i>Q3D Simulated ACL</i>	L_{PCB}
Positive half cycle L_{PCB+}	9.26 nH
Negative half cycle L_{PCB-}	19.72 nH

➔ Parasitic loop inductances are highly unbalanced

21

FEFC

Re-Layout to Balance Positive and Negative Cycles

Move one leg to bottom side

Top view

Bottom view



Positive Half Cycle $S_1 - S_4$

Negative Half Cycle $S_2 - S_3$



Q3D Simulation Results	Positive Half Cycle	Negative Half Cycle
DCR, DCL (mOhms, nH)	2.36 mOhms, 28.408 nH	2.21 mOhms, 25.757 nH
ACR, ACL @1MHz (mOhms, nH)	7.80 mOhms, 16.47 nH	8.67 mOhms, 15.69 nH

- Positive and negative loop PCB parasitic inductances are nearly balanced.
- The difference accounts less than **3%** of the resonant inductance L_r .


22



A Challenging Issue with GaN HEMT Reverse Current Flow



e-Mode HEMT



d-Mode HEMT



- Picture shows a typical GaN high-electron-mobility transistor (HEMT) structure
- Both e-mode and d-mode HEMT do not have body diode between source and drain
- Question is “do we manually add an external Schottky diode or not”

The answer is normally negative because it will add junction capacitance that will slow down the switching, same situation found in SiC case.

25

Circuit Operation of GaN “Virtual Diode”


- Initially S_1 on and S_2 off, $v_{gs2} = 0$.
- When S_1 turns off, I_L is freewheeling from S_2 source to S_2 drain, thus $v_{d2} < v_{s2}$ or $v_{d2} < v_{g2}$.
- In this case, S_2 drain becomes a “virtual source” with $v_{gd2} > 0$ and the gate voltage against drift region is positive, thus a reverse current can flow, but with non-optimized gate-source voltage, **voltage drop v_{sd2} is quite high (typically $>2V$ for LV devices and $>5V$ for HV devices)** → a “virtual diode” is naturally formed.
- If v_{gs2} turns back on under freewheeling and S_1 turn-off condition, then S_2 will be reverse conducting under synchronous rectification mode, which will reduce the voltage drop v_{sd2} substantially (typically $<0.2V$).



26

Significant Power Loss with Non-Optimized Dead Time


- GaN converters are normally designed for high-frequency operation, such as mega-hertz switching for passive size reduction
- Example here shows 100-ns dead time for a 1-MHz switching low-voltage converter. Before SR kicks in, the “Virtual Diode” voltage is as high as $-5V$, and the peak power loss reaches 200 W with $I = 40 A$.
- A dead time of higher than 100 ns is quite common in Si devices, but for GaN, this number needs to go down to single nano-second digit.



27

Operation with Single-Digit Nano-Second Dead Time

- After reducing dead time to 5ns, the dead-time loss is significantly reduced
- With single nano-second digit dead time, the conventional dead-time compensation technique could be obsolete
- Even ZVS detection will face the challenge with the conventional logic and DSP delay.
- Future adaptive SR needs an integrated design at the gate drive chip level



28

Discussion and Conclusion

- WBG devices are “revolutionizing” the EV and PV industries and in fact the entire transportation and energy/power area.
- Performances of WBG devices are very impressive – low conduction drop, fast switching, low loss, etc. However, there are many challenging issues such as dv/dt , parasitic asymmetry, reverse diode conducting, etc.
- Novel solutions to the fast slew rate induced issues need to be explored.
- Some old school topics are becoming obsolete or need a new angle to look at, such as dead-time compensation, ZVS detection, etc.
- A whole new set of knowledge is needed to deal with WBG devices such as PCB layout, parasitic extraction, EMI, thermal management (not discussed as this talk is mainly focusing on electrical side), etc.

Questions

