

TABLE OF CONTENTS

1. INTRODUCTION	1
1.1 MOTIVATION AND OBJECTIVES	1
1.2 LITERATURE OVERVIEW	3
1.3 DISSERTATION OUTLINE AND MAJOR RESULTS	5
1.3.1 Modeling of Parallel Three-Phase PWM Converters	6
1.3.2 Control of Zero-Sequence Current	6
1.3.3 A Novel Load-Sharing Control	7
1.3.4 High-Frequency Noise Reduction	7
2. MODELING OF PARALLEL THREE-PHASE CURRENT-BIDIRECTIONAL CONVERTERS	9
2.1 TOPOLOGIES AND PARALLEL ARCHITECTURES	9
2.2 AVERAGE MODELS.....	14
2.2.1 Phase-Leg Averaging.....	14
2.2.2 Average Model of Parallel Boost Rectifiers.....	17
2.2.3 Average Model of Parallel Voltage Source Inverters.....	22
2.3 SMALL-SIGNAL MODELS	26
2.3.1 Small-Signal Model of Parallel Boost Rectifiers.....	26
2.3.2 Small-Signal Model of Parallel Voltage Source Inverters	28
2.4 INTERACTIONS IN PARALLEL CURRENT-BIDIRECTIONAL CONVERTERS	30
2.4.1 Zero-Sequence Interaction.....	30
2.4.2 Reactive Power Circulation	30
2.4.3 Small-Signal Interaction	31
3. MODELING OF PARALLEL THREE-PHASE CURRENT- UNIDIRECTIONAL CONVERTERS	47
3.1 TOPOLOGIES AND PARALLEL ARCHITECTURES	47
3.2 AVERAGE MODELS.....	50
3.2.1 Rail-Arm Averaging	50
3.2.2 Average Model of Parallel Buck Rectifiers.....	54
3.2.3 Average Model of Parallel Current Source Inverters	59

3.3 SMALL-SIGNAL MODELS	64
3.3.1 Small-Signal Model of Parallel Buck Rectifiers	64
3.3.2 Small-Signal Model of Parallel Current Source Inverters	69
4. CONTROL OF ZERO-SEQUENCE CURRENT IN PARALLEL THREE-PHASE CURRENT-BIDIRECTIONAL CONVERTERS	77
4.1 A NOVEL ZERO-SEQUENCE CURRENT CONTROL.....	77
4.1.1 Zero-Sequence Dynamics	77
4.1.2 A New Control Variable	78
4.1.3 Implementation	83
4.2 SIMULATION AND EXPERIMENTAL RESULTS	86
4.2.1 Simulation Results	86
4.2.2 Experimental Results	90
4.3 GENERALIZATION TO PARALLEL N-NUMBER OF M-PHASE CURRENT-BIDIRECTIONAL CONVERTERS	95
4.3.1 Zero-Sequence Current Dynamics Model	96
4.3.2 Zero-Sequence Current Control	99
5. CONTROL OF ZERO-SEQUENCE CURRENT IN PARALLEL THREE-PHASE CURRENT-UNIDIRECTIONAL CONVERTERS	103
5.1 A NOVEL ZERO-SEQUENCE CURRENT CONTROL.....	103
5.1.1 Zero-Sequence Dynamics	103
5.1.2 A New Control Variable	104
5.1.3 Implementation	110
5.2 SIMULATION RESULTS	112
6. A NOVEL LOAD-SHARING CONTROL IN PARALLEL THREE-PHASE BOOST RECTIFIERS	117
6.1 EXISTING LOAD-SHARING CONTROL METHODS	117
6.2 A NOVEL DROOP METHOD USING GAIN-SCHEDULING TECHNIQUE	120
6.2.1 Parametric Analysis	120
6.2.2 Gain-Scheduling Curve	121
6.2.3 Simulation Results	124

7. HIGH-FREQUENCY NOISE REDUCTION IN PARALLEL THREE-PHASE CONVERTERS	127
7.1 DIFFERENTIAL-MODE AND COMMON-MODE NOISE REDUCTION IN A PARALLEL CURRENT-BIDIRECTIONAL CONVERTER SYSTEM	127
7.2 AN INVERTER POWER SUPPLY FOR UNBALANCED AND NONLINEAR LOAD WITHOUT COMMON-MODE NOISE	134
7.2.1 Modeling of the Four-Leg Inverter.....	135
7.2.2 A New Modulation Scheme.....	141
7.2.3 Simulation Results.....	147
7.2.4 Performance Trade-off Analysis.....	152
8. CONCLUSIONS AND FUTURE WORK.....	155
8.1 CONCLUSIONS.....	155
8.2 FUTURE WORK.....	156
REFERENCES	159
VITA	

LIST OF FIGURES

Figure 1.1 Various parallel dynamics at their frequency ranges	5
Figure 2.1 Three-phase boost rectifier	9
Figure 2.2 Three-phase voltage source inverter	10
Figure 2.3 Current-bidirectional switch unit	10
Figure 2.4 Circulating current in parallel three-phase boost rectifiers	12
Figure 2.5 Circulating current in parallel three-phase voltage-source inverters	13
Figure 2.6 Generic switch s	14
Figure 2.7 Generic phase leg in current-bidirectional converters	14
Figure 2.8 Phase leg represented as a single-pole, double-throw switch	15
Figure 2.9 Phase leg PWM and corresponding current and voltage waveforms	16
Figure 2.10 Phase leg's average model	16
Figure 2.11 Boost rectifier's average model in stationary coordinates	17
Figure 2.12 Parallel boost rectifiers' average model in stationary coordinates	18
Figure 2.13 Boost rectifier's average model in rotating coordinates	20
Figure 2.14 Parallel boost rectifiers' average model in rotating coordinates	22
Figure 2.15 Voltage-source inverter's average model in stationary coordinates	22
Figure 2.16 Parallel voltage-source inverters' average model in stationary coordinates	23
Figure 2.17 Voltage-source inverter's average model in rotating coordinates	25
Figure 2.18 Parallel voltage-source inverters' average model in rotating coordinates	26
Figure 2.19 Parallel boost rectifiers' small-signal model	28
Figure 2.20 Parallel voltage-source inverters' small-signal model	30
Figure 2.21 Open-loop transfer functions of d-channel control to d- and q-channel currents	32
Figure 2.22 Open-loop transfer functions of q-channel control to d- and q-channel currents	33
Figure 2.23 Open-loop transfer functions of z-channel control to d- and q- channel currents	34
Figure 2.24 Open-loop transfer functions of d- and q-channel controls to z-channel current	35
Figure 2.25 Open-loop transfer function of z-channel control to z-channel current $\tilde{i}_z / \Delta \tilde{d}_z$	36
Figure 2.26 Open-loop transfer functions showing the two converters are cross-coupled	37
Figure 2.27 D-channel current-loop gains of single and parallel boost rectifiers	40
Figure 2.28 Open-loop transfer function of z-channel control to current $\tilde{i}_z / \Delta \tilde{d}_z$	41
Figure 2.29 Open-loop transfer functions of d-channel control to d- and q-channel currents	42
Figure 2.30 Open-loop transfer functions of q-channel control to d- and q-channel currents	43
Figure 2.31 Open-loop transfer functions of z-channel control to d- and q-channel currents	44
Figure 2.32 Open-loop transfer functions of d- and q-channel controls to z-channel current	45
Figure 2.33 Open-loop transfer functions showing the two converters are cross-coupled	46
Figure 3.1 Three-phase buck rectifier	47

LIST OF FIGURES

Figure 3.2 Three-phase current-source inverter	48
Figure 3.3 Current-unidirectional switching cell	48
Figure 3.4 Circulating current in parallel three-phase buck rectifiers	49
Figure 3.5 Circulating current in parallel three-phase current-source inverters	50
Figure 3.6 Top DC rail arm of current-unidirectional converters	51
Figure 3.7 Top DC rail arm represented as a single-pole, triple-throw switch	51
Figure 3.8 Rail arm PWM and corresponding current and voltage waveforms	52
Figure 3.9 Top rail arm's average model	53
Figure 3.10 Bottom DC rail arm of current-unidirectional converters	53
Figure 3.11 Bottom rail arm's average model	54
Figure 3.12 Buck rectifier's average model in stationary coordinates	55
Figure 3.13 Parallel buck rectifiers' average model in stationary coordinates	56
Figure 3.14 Buck rectifier's average model in rotating coordinates	58
Figure 3.15 Parallel buck rectifiers' average model in rotating coordinates	59
Figure 3.16 Current-source inverter's average model in stationary coordinates	60
Figure 3.17 Parallel current-source inverters' average model in stationary coordinates	61
Figure 3.18 Current-source inverter's average model in rotating coordinates	62
Figure 3.19 Parallel current-source inverters' average model in rotating coordinates	63
Figure 3.20 Parallel buck rectifiers' small-signal model	65
Figure 3.21 Open-loop transfer functions of d- and q-channel control to DC output current	66
Figure 3.22 Open-loop transfer functions of d- and q-channel control to z-channel current	67
Figure 3.23 Open-loop transfer functions of z-channel control to DC output and z-channel currents	68
Figure 3.24 Open-loop transfer function $\tilde{i}_{p2} / \tilde{d}_{d1}$ shows the two converters are cross-coupled	69
Figure 3.25 Parallel current-source inverters' small-signal model	71
Figure 3.26 Open-loop transfer functions of d- and q-channel control to DC output current	72
Figure 3.27 Open-loop transfer functions of d- and q-channel control to z-channel current	73
Figure 3.28 Open-loop transfer functions of z-channel control to DC output and z-channel currents	74
Figure 3.29 Open-loop transfer function $\tilde{i}_{p2} / \tilde{d}_{d1}$ shows the two converters are cross-coupled	75
Figure 4.1 Zero-sequence dynamics model of parallel boost rectifiers	78
Figure 4.2 Space-vector modulation in three-phase current-bidirectional converters	78
Figure 4.3 Minimal-loss SVM	79
Figure 4.4 Phase-leg duty cycles d_a , d_b and d_c with minimal-loss SVM	79
Figure 4.5 Duty cycle d_z with minimal-loss SVM	80
Figure 4.6 Alternating zero-vectors SVM	80
Figure 4.7 Phase-leg duty cycles d_a , d_b and d_c with alternating zero-vectors SVM	81
Figure 4.8 Duty cycle d_z with alternating zero-vectors SVM	81
Figure 4.9 Phase-to-phase duty cycles d_{ab} , d_{bc} and d_{ca}	82

LIST OF FIGURES

Figure 4.10 New control variable k	82
Figure 4.11 Zero-sequence dynamics model with new control variable k	83
Figure 4.12 Control implementation for parallel boost rectifiers	84
Figure 4.13 Control implementation for parallel voltage-source inverters	85
Figure 4.14 Average model simulation using SVM without zero-vectors	87
Figure 4.15 Average model simulation without zero-sequence current control	88
Figure 4.16 Average model simulation with zero-sequence current control	89
Figure 4.17 Switch model simulation without zero-sequence current control	90
Figure 4.18 Switch model simulation with zero-sequence current control	90
Figure 4.19 Experimental waveforms – PWM applied to the parallel boost rectifiers	91
Figure 4.20 Experimental waveforms – parallel interactions with open-loop operation	92
Figure 4.21 Experimental waveforms – without zero-sequence current control	93
Figure 4.22 Experimental waveforms – with zero-sequence current control	94
Figure 4.23 Parallel multi-phase current-bidirectional converters	95
Figure 4.24 Multi-phase converter's average model	96
Figure 4.25 N-parallel M-phase converters' average model	97
Figure 4.26 Zero-sequence dynamics model of N-parallel M-phase converters	98
Figure 4.27 Control variable k in N-parallel M-phase converters	98
Figure 4.28 Zero-sequence dynamics model with control variable k in N-parallel M-phase converters	99
Figure 4.29 Zero-sequence current control implementation for N-parallel M-phase converters	101
Figure 4.30 Three-parallel three-phase boost rectifiers without zero-sequence current control	102
Figure 4.31 Three-parallel three-phase boost rectifiers with zero-sequence current control	102
Figure 5.1 Zero-sequence dynamics model of parallel buck rectifiers	104
Figure 5.2 Space-vector modulation in three-phase current-unidirectional converters	104
Figure 5.3 Typical sequence of switching actions in the SVM of buck rectifier	105
Figure 5.4 Typical SVM in sector I	106
Figure 5.5 Sequence of switching actions with variable zero vectors	107
Figure 5.6 SVM in sector I with control variable k	107
Figure 5.7 Top rail arm duty cycles d_{ap} , d_{bp} and d_{cp}	108
Figure 5.8 Bottom rail arm duty cycles d_{an} , d_{bn} and d_{cn}	109
Figure 5.9 Duty cycles d_{ap} - d_{an} , d_{bp} - d_{bn} and d_{cp} - d_{cn}	109
Figure 5.10 Zero-sequence voltage v_z	110
Figure 5.11 Zero-sequence current control implementation for parallel buck rectifiers	111
Figure 5.12 Simulated waveforms with switch model	113
Figure 5.13 Simulated waveforms with average model	114
Figure 5.14 Simulated waveforms without zero-sequence control	115
Figure 5.15 Simulated waveforms with zero-sequence control	116

LIST OF FIGURES

Figure 6.1 Control structure of three-phase boost rectifier	118
Figure 6.2 Droop characteristic	119
Figure 6.3 Limitations of droop method	119
Figure 6.4 Output voltage is a function of DC gain and output power	121
Figure 6.5 Gain-scheduling curve	122
Figure 6.6 Control modification in a single converter	123
Figure 6.7 Droop characteristics of three schemes	124
Figure 6.8 DC bus voltage with different schemes	125
Figure 6.9 Load sharing performance with different schemes	126
Figure 7.1 Parallel voltage-source inverters	128
Figure 7.2 Interleaved asymmetrical PWM scheme	128
Figure 7.3 Interleaved symmetrical PWM scheme	129
Figure 7.4 Simulated differential-mode current ripples with interleaved asymmetrical PWM scheme	129
Figure 7.5 Simulated differential-mode current ripples with interleaved symmetrical PWM scheme	130
Figure 7.6 Simulated common-mode voltage with interleaved asymmetrical PWM scheme	130
Figure 7.7 Simulated common-mode voltage with interleaved symmetrical PWM scheme	131
Figure 7.8 Derived common-mode voltage with interleaved asymmetrical PWM scheme	132
Figure 7.9 Derived common-mode voltage with interleaved symmetrical PWM scheme	133
Figure 7.10 Three-phase, four-leg inverter	134
Figure 7.11 New three-phase, four-leg inverter with active common-mode filter function	135
Figure 7.12 Average model of new four-leg inverter based on phase-leg averaging	136
Figure 7.13 Simplified average model of new four-leg inverter	137
Figure 7.14 Average model of new four-leg inverter in rotating coordinates	139
Figure 7.15 Transfer function $\tilde{v}_o / \tilde{d}_o$ with and without neutral capacitor	140
Figure 7.16 O-channel loop gain	141
Figure 7.17 Switching vectors in α - β - γ coordinates	142
Figure 7.18 Common-mode dv/dt of conventional inverter modulated with adjacent vectors	143
Figure 7.19 Six available switching vectors in α - β plane	144
Figure 7.20 Common-mode voltage v_n of new inverter with proposed modulation	146
Figure 7.21 Simulated waveforms of conventional inverter under unbalanced load	148
Figure 7.22 Simulated waveforms of new inverter under unbalanced load	149
Figure 7.23 Simulated waveforms of conventional inverter under nonlinear load	150
Figure 7.24 Simulated waveforms of new inverter under nonlinear load	151
Figure 7.25 Projection of reference vector and six switching vectors on α - β plane	152