















# Electrothermal enhancement of $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\text{Ga}_2\text{O}_3$ heterostructure field-effect transistors via back-end-of-line sputter-deposited AlN layer

James Spencer Lundh ✉ ; Cory Cress ; Alan G. Jacobs; Zhe Cheng ; Hannah N. Masten ; Joseph A. Spencer ; Kohei Sasaki ; James Gallagher ; Andrew D. Koehler; Keita Konishi ; Samuel Graham ; Akito Kuramata ; Travis J. Anderson ; Marko J. Tadjer ; Karl D. Hobart ; Michael A. Mastro



*J. Appl. Phys.* 136, 224502 (2024)  
<https://doi.org/10.1063/5.0225896>



## Articles You May Be Interested In

Assessment of channel temperature in  $\beta\text{-(Al}_x\text{Ga}_{1-x})_2\text{O}_3/\text{Ga}_2\text{O}_3$  heterostructure field-effect transistors using visible wavelength thermoreflectance thermal imaging

*Appl. Phys. Lett.* (January 2024)

Ultra-thin AlGaN/GaN HFET with a high breakdown voltage on sapphire substrates

*Appl. Phys. Lett.* (December 2021)

Electrothermal simulations of Si and III-V nanowire field effect transistors: A non-equilibrium Green's function study

*J. Appl. Phys.* (August 2017)

Nanotechnology & Materials Science

Optics & Photonics

Impedance Analysis


Scanning Probe Microscopy

Sensors


Failure Analysis & Semiconductors

Unlock the Full Spectrum.  
From DC to 8.5 GHz.

Your Application. Measured.



[Find out more](#)



# Electrothermal enhancement of $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> heterostructure field-effect transistors via back-end-of-line sputter-deposited AlN layer

Cite as: J. Appl. Phys. 136, 224502 (2024); doi: 10.1063/5.0225896

Submitted: 27 June 2024 · Accepted: 22 November 2024 ·

Published Online: 12 December 2024



James Spencer Lundh,<sup>1,a)</sup> Cory Cress,<sup>1</sup> Alan G. Jacobs,<sup>1</sup> Zhe Cheng,<sup>2</sup> Hannah N. Masten,<sup>1</sup> Joseph A. Spencer,<sup>1,3</sup> Kohei Sasaki,<sup>4</sup> James Gallagher,<sup>1</sup> Andrew D. Koehler,<sup>1</sup> Keita Konishi,<sup>4</sup> Samuel Graham,<sup>5</sup> Akito Kuramata,<sup>4</sup> Travis J. Anderson,<sup>1</sup> Marko J. Tadjer,<sup>1</sup> Karl D. Hobart,<sup>1</sup> and Michael A. Mastro<sup>1</sup>

## AFFILIATIONS

<sup>1</sup>U.S. Naval Research Laboratory, 4555 Overlook Ave. SW, Washington, DC 20375, USA

<sup>2</sup>Department of Materials Science and Engineering, University of Illinois, Urbana, Illinois 61801, USA

<sup>3</sup>Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, Virginia 24060, USA

<sup>4</sup>Novel Crystal Technology, Inc., 2-3-1, Hirose-dai, Sayama, Saitama 350-1328, Japan

<sup>5</sup>Department of Mechanical Engineering, University of Maryland, College Park, Maryland 20742, USA

<sup>a)</sup>Author to whom correspondence should be addressed: james.s.lundh.civ@us.navy.mil

## ABSTRACT

The electrothermal device performance of  $\beta$ -(Al<sub>0.21</sub>Ga<sub>0.79</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> heterostructure field-effect transistors (HFETs) was enhanced by incorporating a 400 nm thick AlN capping layer via back-end-of-line room-temperature reactive sputter deposition. The AlN-capped HFETs demonstrated DC power densities >5 W/mm, higher than any previous report on lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> transistors on native substrates. The breakdown voltage ( $V_B$ ) of the uncapped HFETs was  $569 \pm 250$  V with a maximum  $V_B$  of 947 V. For the AlN-capped HFETs,  $V_B$  increased to  $1210 \pm 351$  V with a maximum  $V_B$  of 1868 V. The AlN-capped HFETs demonstrated a 27% reduction in device-level thermal resistance ( $R_{TH}$ ) as measured from the gate electrode. The combined use of electrical and thermal simulation helped elucidate the coupled electrothermal contributions to the measured reduction in the temperature rise for the AlN-capped HFETs. Although the measured AlN film thermal conductivity ( $13.3 \pm 1.3$  W/mK) was comparable to that of bulk  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, the capping layer still reduced the simulated peak channel temperature rise by ~4% due to heat spreading only. Electrical simulation revealed that electric field spreading was an additional mechanism that contributed to the majority of the simulated 18% reduction in the peak channel temperature rise through delocalization and redistribution of the heat generation in the channel. Thermal modeling was used to evaluate further improvements in thermal performance that can be realized by optimizing the sputter deposition process to achieve thicker and higher thermal conductivity AlN.

© 2024 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (<https://creativecommons.org/licenses/by/4.0/>). <https://doi.org/10.1063/5.0225896>

## INTRODUCTION


Over the past few decades, wide bandgap (WBG) semiconductors have been heavily researched, and both SiC and GaN device technologies have been commercialized. To further increase performance capabilities, ultrawide bandgap (UWBG) semiconductors, such as gallium oxide (Ga<sub>2</sub>O<sub>3</sub>), have become a focal point for the power electronics community.<sup>1</sup> Specifically, the monoclinic ( $\beta$ ) phase of Ga<sub>2</sub>O<sub>3</sub> has garnered much attention due to its ultrawide

bandgap (UWBG) of ~4.8 eV, low-cost production of large diameter, high quality, single crystal wafers, and a wide range of n-type doping.<sup>2,3</sup> Since the first demonstration of a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> metal-semiconductor field-effect transistor (MESFET),<sup>4</sup> numerous device technologies have been reported, including Schottky barrier diodes (SBDs), p-n heterojunction diodes, metal-oxide-semiconductor FETs (MOSFETs), heterostructure FETs (HFETs), current aperture vertical electron transistors (CAVETs), and finFETs.<sup>5-16</sup>

While the electrical performance of these devices has progressed significantly, the target high power densities and low thermal conductivity [11–27 W/m K (Ref. 17)] of this UWBG semiconductor have presented a formidable bottleneck to fully harness the potential of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based power electronics.<sup>18</sup> With device-level thermal resistances ( $R_{TH}$ ) many times larger than any other relevant semiconductor,<sup>19</sup> thermal management of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices is an urgent design consideration, especially considering that thermal management of devices based on gallium nitride (GaN)—with thermal conductivity an order of magnitude greater than that of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>—was researched for a decade and was the focal point of multiple Defense Advanced Research Programs Agency (DARPA) programs.<sup>20–35</sup> To address this need, there have been several reports on the potential benefits of bottom-side, top-side, and double-side cooling of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>-based devices.<sup>18,21,36–38,40–47</sup> While  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> device development is in its early stages, electro-thermal co-design must become a priority to ensure that both electrical and thermal obstacles are addressed concurrently. In this work, we demonstrate a device design approach for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> lateral transistors that simultaneously benefits both electrical and thermal performance by incorporating a back-end-of-line (BEOL) room-temperature reactive-sputtered aluminum nitride (AlN) capping layer. The AlN capping layer significantly increased the breakdown voltage ( $V_B$ ) of  $\beta$ -(Al<sub>0.21</sub>Ga<sub>0.79</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> HFETs while also reducing the device-level  $R_{TH}$ . Thermal modeling suggested that significant improvements in the device thermal performance can be achieved by optimizing the sputter deposition process to realize thicker, higher thermal conductivity sputtered AlN films.

## RESULTS AND DISCUSSION

Figure 1(a) shows a cross-sectional schematic of the  $\beta$ -(Al<sub>0.21</sub>Ga<sub>0.79</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> HFETs with an AlN capping layer.




**FIG. 1.** (a) Cross-sectional device schematic of the  $\beta$ -(Al<sub>0.21</sub>Ga<sub>0.79</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> HFET with the 400 nm sputtered AlN capping layer. (b) AFM image of the 400 nm AlN capping layer in the gate-drain channel region of an HFET. The root mean square (rms) roughness was measured to be 3.12 nm.

Ozone-assisted molecular beam epitaxy (O<sub>3</sub>-MBE) was used to homoepitaxially grow 125 nm of unintentionally doped (UID)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> on an Fe-doped (010)  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate.<sup>47,48</sup> Subsequently, a 21 nm thick  $\beta$ -(Al<sub>0.21</sub>Ga<sub>0.79</sub>)<sub>2</sub>O<sub>3</sub> barrier layer was grown with Si delta-doping  $\sim$ 3 nm above the  $\beta$ -(Al<sub>0.21</sub>Ga<sub>0.79</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> interface. To form the Ohmic contacts, Si was ion implanted (dose:  $3 \times 10^{19}$  cm<sup>-3</sup>) and activated (10 min, 900 °C anneal in N<sub>2</sub>) followed by deposition of Ti/Au (20/200 nm<sup>2</sup>) and rapid thermal annealing (1 min, 470 °C in N<sub>2</sub>). After Ohmic contact formation, (uncapped) test structures were evaluated, and the specific contact resistivity, Hall mobility, sheet carrier concentration, and sheet resistance at room temperature were measured to be  $4.6 \times 10^{-4}$   $\Omega$  cm<sup>2</sup>, 61 cm<sup>2</sup>/V s,  $9.55 \times 10^{12}$  cm<sup>-2</sup>, and 10.76 k $\Omega$ /□, respectively. Next, atomic layer deposition (ALD) was used to deposit a 20 nm thick aluminum oxide (Al<sub>2</sub>O<sub>3</sub>) layer for the gate dielectric. Finally, Pt/Au (20 nm/200 nm) was deposited as the gate electrode. The devices were designed to have a gate length ( $L_G$ ) of 3  $\mu$ m, a gate width ( $W_G$ ) of 75  $\mu$ m, a gate-drain ( $L_{GD}$ ) spacing of 10  $\mu$ m, and a gate-source ( $L_{GS}$ ) spacing of 2.5  $\mu$ m. After device fabrication, BEOL room-temperature reactive sputter deposition was used to lift off a 400 nm thick AlN film, exposing the contact pads for probing and selectively keeping some devices without an AlN cap for comparison. Si witness samples were included during the sputter deposition of AlN for characterization. Using atomic force microscopy (AFM), the surface roughness of the AlN film in the gate-drain channel region of one of the HFETs was measured to be 3.12 nm and the lateral grain size was  $\sim$ 50 nm [Fig. 1(b)].

DC output and transfer characteristics of the AlN-capped HFETs were then measured and are shown in Figs. 2(a) and 2(b) from a representative device. The maximum drain-source ( $I_{DS}$ ) current density measured was 130 mA/mm at a gate voltage ( $V_{GS}$ )

17 September 2025 14:32:23



**FIG. 2.** (a) DC output and (b) DC transfer characteristics of an AlN-capped  $\beta\text{-(Al}_{0.21}\text{Ga}_{0.79})_2\text{O}_3/\text{Ga}_2\text{O}_3$  HFET ( $L_G = 3\ \mu\text{m}$ ,  $W_G = 75\ \mu\text{m}$ ,  $L_{GD} = L_{GS} = 2.5\ \mu\text{m}$ ). (c)  $I_{DS}$ - $V_{DS}$  measured at  $V_{GS} = 0\ \text{V}$  for the AlN-capped HFETs showing maximum power density reached (see the legend). The circles indicate the datum from which the power density was extracted. Reproduced with permission from 2022 Device Research Conference. Copyright 2022 IEEE.<sup>39</sup>

of 5 V and a drain-source voltage ( $V_{DS}$ ) of 30 V. At similar bias conditions, the maximum  $I_{DS}$  measured from the uncapped devices was  $\sim 75\ \text{mA/mm}$ . It should be noted that the isolation current was measured to be on the order of  $10^{-11}\ \text{A}$  from both AlN-capped and uncapped isolation test structures. Additionally, the AlN-capped devices were able to reach much higher power densities than the reference uncapped devices. While the uncapped devices reached a maximum power density of  $\sim 3\ \text{W/mm}$  at  $V_{GS} = 0\ \text{V}$  before catastrophic failure, the AlN-capped devices were able to exceed  $5\ \text{W/mm}$  [Fig. 2(c)]. To the authors' best knowledge, this is the highest DC power density reported from a lateral  $\beta\text{-Ga}_2\text{O}_3$  transistor on a native bulk  $\beta\text{-Ga}_2\text{O}_3$  substrate. Possible explanations for the increase in the maximum DC power density include improved top-side heat dissipation with the AlN cap, changes in the electric field distribution due to the additional top-side dielectric, and the combination of these two effects.

Having observed an increase in the maximum power density in the ON-state, OFF-state breakdown characteristics of several uncapped [Fig. 3(a)] and AlN-capped [Fig. 3(b)] HFETs were measured. The maximum  $V_B$  of the uncapped and AlN-capped devices tested were 947 and 1868 V, respectively. While there was an appreciable range in the measured  $V_B$ , it is clear from Figs. 3(a) and 3(b) that there was a systematic shift in the  $V_B$  by introducing the AlN cap. The average  $V_B$  of the uncapped devices was  $569 \pm 250\ \text{V}$ , and the average for the AlN-capped devices was  $1210 \pm 351\ \text{V}$ . Error analysis was performed using a 95% confidence interval based on  $t_{0.975}$  times the standard error of the mean. The increase in the OFF-state breakdown voltage suggests that there was a change in the electric field profile due to the AlN cap, similar to previous reports for addition of a top-side dielectric.<sup>49</sup> Electrical models developed in Silvaco™ TCAD further confirmed the redistribution of the electric field and reduction in the electric field at the drain-side edge of the gate electrode (see Fig. S1 in the supplementary material).

To quantify the effectiveness of the AlN cap as a heat-spreading layer, steady state thermoreflectance thermal imaging<sup>50</sup> (TMX Scientific T°Imager®, 100× objective, 530 nm LED) was used to measure and compare the temperature rise of an uncapped and AlN-capped HFET at several power densities with  $V_{GS} = 0\ \text{V}$ . Thermoreflectance thermal imaging relies on the temperature dependence of the reflectivity of a material to measure the temperature rise<sup>51</sup> and is very effective at probing the temperature of metalization structures. Therefore, the temperature rises of the Au-coated gate, drain, and source electrodes were measured. Since the peak temperature rise in these lateral device structures is typically in the channel at the drain-side of the gate,<sup>52</sup> the measured temperature rise of the Au in the gate electrode is useful for assessing device  $R_{TH}$ .

Figure 4 compares the average temperature rise from the center of the gate electrode (see the inset of Fig. 4) for the uncapped reference and AlN-capped HFETs at various power densities. The slope of the temperature rise as a function of power density represents  $R_{TH}$  at the center of the gate of the device. As shown in Fig. 4,  $R_{TH}$  at the gate decreased from  $49.5\ \text{mm K/W}$  for the uncapped reference device to  $36\ \text{mm K/W}$  for the AlN-capped device, which is a 27% reduction. This can most likely be attributed to a combination of heat spreading by the AlN-capping layer and

17 September 2025 14:32:23




FIG. 3. OFF-state breakdown measurements of the (a) uncapped and (b) AlN-capped HFETs performed with  $V_{GS} = -30$  V.

the electric field redistribution and thus alteration of the Joule heating profile.


The thermal conductivity of the AlN capping layer was subsequently measured using time domain thermoreflectance (TDTR). Time domain thermoreflectance is an optical pump-probe technique, which can measure the thermal diffusivity of a film or substrate, and then thermal conductivity can be calculated given the density and specific heat.<sup>53</sup> Since sample preparation for TDTR requires the deposition of a blanket thin metal transducer (e.g., 80 nm of Al), TDTR measurements were performed on the Si witness samples that were sputter deposited during the same run as the AlN-capped HFETs. Prior to blanket metal deposition for TDTR, the surface morphology of the sputtered AlN/Si witness was measured using AFM and had similar surface roughness and grain size to that shown in Fig. 1(b) from the sputtered AlN in the channel of the HFET. As such, the witness sample should be representative of the sputtered AlN on the HFET. The thermal conductivity of this sputtered AlN layer was measured to be  $13.3 \pm 1.3$  W/m K. This result is noteworthy because capping the devices even with such a low thermal conductivity film, indeed one comparable to that of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> device, resulted in significant improvement in device  $R_{TH}$  and electrical performance. However, it should be noted that any electric field redistribution would also alter the heat generation profile in the device, which would help alleviate device self-heating and lower peak temperature rise.<sup>44,54–57</sup>

There have been reports of thicker ( $>1\mu\text{m}$ ) sputtered AlN films with thermal conductivities exceeding 100 W/m K.<sup>58</sup> This raises the question of how much improvement in thermal performance can be expected with a possible 10 $\times$  improvement in the thermal conductivity of our sputtered AlN capping layers. It is also plausible that increasing the thickness of the AlN cap can further

spread the electric field and reduce the peak electric field in the device,<sup>49</sup> leading to additional increases in breakdown voltage and reductions in peak temperature rise.

To evaluate the effect of the thermal conductivity and thickness of the AlN capping layer on the peak temperature rise of the HFET, a 3D finite element method (FEM) thermal model was developed using COMSOL Multiphysics. The device surface geometry is generated by importing the lithographic mask layout of the electrical contacts and the channel region. The device mesa incorporated the Al<sub>2</sub>O<sub>3</sub> gate dielectric (20 nm), the  $\beta$ -(Al<sub>0.21</sub>Ga<sub>0.79</sub>)<sub>2</sub>O<sub>3</sub> barrier (21 nm), and the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> epilayer (125 nm). The Ti/Au Ohmic contacts and the Pt/Au gate contact were modeled as Au. The  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrate had dimensions of 2.5 mm (length), 2.5 mm (width), and 0.5 mm (thickness). Through a series of substrate parametric sweeps, these dimensions were the smallest that yielded no change in the peak temperature at the gate within the temperature range studied. To model the AlN capping layer, a conformal layer over the surface of the device was defined.

When available, we used the COMSOL material database thermal properties of the materials simulated. The  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thermal (and temperature dependence) in the [010] direction reported by Slomski *et al.* was used.<sup>59</sup> The thermal conductivities of  $\beta$ -(Al<sub>0.21</sub>Ga<sub>0.79</sub>)<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub> were assumed to be 3<sup>60</sup> and 1.5 W/m K,<sup>61,62</sup> respectively, and were not modeled to be temperature dependent. Between dielectric materials of different chemical composition, we included a thermal boundary conductance (TBC) of 200 MW/m<sup>2</sup> K,<sup>62,63</sup> and for metal–dielectric interfaces, the TBC was reduced to 15 MW/m<sup>2</sup> K.<sup>64</sup> Within the heat transfer module of COMSOL Multiphysics, we defined four fixed temperature regions ( $T = 293.15$  K), including the bottom of the substrate, and circles on each of the three electrical contacts signifying heat dissipation



**FIG. 4.** Average gate temperature rise of the uncapped reference HFET (triangles) and AlN-capped HFET (squares) as a function of power density. The device-level  $R_{TH}$  in units of  $\text{mm K/W}$  are also provided for each device. Error bars for the temperature rise ( $\Delta T$ ) were calculated using a 95% confidence interval based on  $t_{0.975}$  times the standard error of the mean. The inset shows a plan-view image of the mask design for the HFET with the red dashed box, indicating from where the average gate temperature rise was extracted.

by the electrical probes. We included a hot-plate convective heat-flux term to all top-side surfaces and the built-in thermal insulation boundary condition applied to the four sides of the substrate.

To approximate the device Joule heating, we used a volumetric heat source [Fig. 5(a)] consisting of (i) a thin layer below the  $\beta\text{-(Al}_{0.21}\text{Ga}_{0.79})_2\text{O}_3/\text{Ga}_2\text{O}_3$  interface that spanned the full device channel region with thickness,  $t$ , and (ii) an inverted triangular region centered at the drain edge of the gate finger with height,  $h$ , and base,  $b$ .<sup>37,44,65</sup> For simulations without the AlN cap,  $t = 2.5$  nm, and the inverted triangular region had  $b = 1000$  nm and  $h = 30$  nm.


A comparison of the simulated and measured temperature distributions across the length of the uncapped reference HFET is shown in Fig. 5(b). Since thermoreflectance imaging was used to measure the temperature rise of the metallization, these data are comparable to the simulated temperature rise across the top of the metal electrodes [Sim. Metals in Fig. 5(b)] and shows good

agreement. The temperature rise at the surface of the  $\beta\text{-Ga}_2\text{O}_3$  epilayer is also shown in Fig. 5(b) (Sim.  $\beta\text{-Ga}_2\text{O}_3$ ) since this will provide insights regarding the magnitude of the peak temperature rise in the device structure. Raw temperature distributions across the device length are provided, and as such, there are outliers in the data near edges/features in the device topography (e.g., edge of mesa, edge of Ohmic contacts, etc.). This results from image misregistration, thermal expansion effects, or the fact that the incident light used in the measurement is no longer at normal incidence, and thus, the assumptions of the experimental method are no longer valid, all of which can lead to errant data.<sup>66–68</sup>

Having calibrated the device thermal model using the experimentally measured temperature rise of the uncapped reference HFET, the AlN cap was introduced in the thermal model and the simulated temperature distribution across the AlN-capped HFET was extracted. However, as shown in Fig. 6(a), simulation of the temperature rise, including the AlN cap with heat spreading only, does not fully account for the reduction in the temperature rise measured experimentally. Since the OFF-state breakdown voltage of the AlN-capped HFETs significantly increased compared to the uncapped reference HFETs (Fig. 3), we hypothesize that electric field spreading due to the AlN cap must have a significant coupled electrothermal effect on altering the heat generation in the device and lowering the temperature rise. To further investigate, electrical models of the uncapped and AlN-capped HFETs were developed using the Silvaco TCAD package. As shown in Fig. 7, under ON-state conditions ( $V_{GS} = 0$  V), the addition of the AlN capping layer redistributes the electric field, spreading the electric field across the gate to drain region. This redistribution of the electric field has been reported previously in a passivation thickness study on GaN HEMTs<sup>49</sup> and spreading of the electric field would indeed change the heat generation profile as they are inextricably linked.<sup>44,54–57</sup> The redistribution of the electric field in the AlN-capped HFETs would also help explain the high voltage operation realized when achieving the high DC power densities measured in Fig. 2(c). This could be a complementary explanation along with the reduced self-heating suggesting an improvement in the coupled electrothermal performance, which contributed to the very high DC power densities.

To account for the electric field redistribution in the AlN-capped HFET simulated using Silvaco [Fig. 7(b)], the assumed heat generation volume in the thermal model was adjusted such that the inverted triangular region ( $b$ ,  $h$ ) was eliminated, leaving only the thin rectangular volume below the  $\beta\text{-(Al}_{0.21}\text{Ga}_{0.79})_2\text{O}_3/\text{Ga}_2\text{O}_3$  interface ( $t = 3.6$  nm). Despite the different heat source geometries, the total heat source volume remained constant to realize identical simulated power densities. As shown in Figs. 6(b) and 6(c), adjustment of the heat generation volume in the thermal model to account for both heat and electric field spreading led to excellent agreement between the experimentally measured and simulated temperature distribution across the length of the AlN-capped HFET.

Having calibrated the thermal model, a parametric study (Fig. 8) was performed to assess the dependence of the peak device temperature rise at the  $\beta\text{-Ga}_2\text{O}_3$  surface on both thermal conductivity and thickness of the AlN capping layer. Thermal conductivities of 5, 10, 13, 20, 30, 55, 80, 105, and 130 W/mK and



**FIG. 5.** (a) Cross-sectional schematic detailing the heat generation volume incorporated in the device thermal modeling. The heat generation volume and dimensions (thickness,  $t$ ; base,  $b$ ; height,  $h$ ) are not drawn to scale. (b) Comparison of the simulated (sim.) and measured (exp.) temperature rise across the length of an uncapped reference HFET at a power density of  $1.8 \text{ W/mm}$  ( $V_{GS} = 0 \text{ V}$ ). Simulated temperature rises are shown for a cutline at the surface of the  $\beta\text{-Ga}_2\text{O}_3$  epilayer (Sim.  $\beta\text{-Ga}_2\text{O}_3$ ) and at the surface of the gate electrode (Sim. Metals). D, G, and S represent the drain, gate, and source electrodes. The inset shows the thermal model geometry and the temperature rise at  $P = 1.8 \text{ W/mm}$ .


17 September 2025 14:32:23

thicknesses of  $400 \text{ nm}$  and  $1 \mu\text{m}$  were simulated for an HFET operating with a power density of  $1.8 \text{ W/mm}$ . To highlight the contributions of heat spreading and electric field spreading, the simulated peak temperature rises for the (i)  $400 \text{ nm}$  AlN cap with heat spreading only and (ii)  $400 \text{ nm}$  AlN cap with heat and electric field spreading are shown for comparison. Additionally, the peak temperature rise of the uncapped reference HFET ( $94.4 \text{ K}$ ) is shown (dashed line) for benchmarking.

First, as expected, a significant reduction in the device peak temperature is realized by increasing the thermal conductivity of the AlN capping layer. As thermal conductivity increases from  $5$  to  $130 \text{ W/m K}$ , the peak temperature rises of the  $400 \text{ nm}$  thick (squares, Fig. 8) and  $1 \mu\text{m}$  thick (stars, Fig. 8) AlN cap with heat and electric field spreading decrease by  $8.9\%$  and  $21.8\%$ , respectively. Second, for low AlN thermal conductivities, the reduction in the peak temperature rise is primarily due to electric field spreading. For example, for  $400 \text{ nm}$  thick AlN with a thermal conductivity of  $5 \text{ W/m K}$ , the peak temperature rise reduces by only  $2.9\%$  with heat spreading only (compared to the uncapped baseline); this


increases to  $16.8\%$  when both heat and electric field spreading are considered. As the AlN thermal conductivity is increased to  $130 \text{ W/m K}$ , the contributions of heat spreading and electric field spreading to the reduction in the temperature rise become comparable. When only heat spreading is considered, a  $12.9\%$  reduction in the peak temperature rise can be expected for a  $400 \text{ nm}$  AlN cap with a thermal conductivity of  $130 \text{ W/m K}$ . This reduction becomes  $24.3\%$  when both heat and electric field spreading are taken into consideration. Moreover, by increasing the thickness of the AlN capping layer to  $1 \mu\text{m}$  (thermal conductivity of  $130 \text{ W/m K}$ ), the peak temperature rise is shown to decrease by  $35.3\%$  (compared to the uncapped baseline) since the heat spreading capabilities are enhanced due to the greater cross-sectional area for heat flow.

It should also be noted that the thermal simulation assumes that the electric field distribution and heat generation are constant for both AlN thicknesses. In a previous study, it was shown that increasing the thickness of the passivation from  $10$  to  $200 \text{ nm}$  significantly increased the breakdown strength and spread/redistributed the electric field across the gate to drain region.<sup>49</sup> Accordingly,




**FIG. 6.** Comparison of the simulated (sim.) and measured (exp.) temperature rise across the length of an AlN-capped HFET (a) with heat spreading only and (b) with heat and electric field spreading at a power density of 1.8 W/mm ( $V_{GS} = 0$  V). (c) Temperature distribution across the entire length of the AlN-capped device with heat and electric field spreading at a power density of 1.8 W/mm ( $V_{GS} = 0$  V).

further peak electric field mitigation and electric field redistribution with the thicker 1  $\mu\text{m}$  AlN could contribute to an additional increase in the breakdown voltage and an additional reduction in the temperature rise, which is not captured by this simulation; therefore, the temperature rise for the 1  $\mu\text{m}$  thick AlN is a conservative estimate. Moreover, the reduction in the temperature rise due to heat and electric field spreading would also have a second-order effect on the electrical performance of the device. For example, reduced self-heating would minimize detrimental self-heating effects, such as a reduction in electron mobility. This would also allow the device to operate at the same power density but with a lower  $V_{DS}$ , which would then change the peak electric field and its distribution and accordingly alter the heat generation. Consequently, the totality and complexity of the semiconductor device physics are unfortunately impossible to capture with a



**FIG. 7.** Silvaco simulation of the electric field distribution (sum of lateral  $E_x$  and vertical  $E_y$  components) of the (a) uncapped and (b) AlN-capped HFETs. Simulations were performed with  $V_{GS} = 0$  V and  $V_{DS} = 8$  V.

17 September 2025 14:32:23



**FIG. 8.** Effect of AlN thermal conductivity on the device peak temperature rise (peak) for a 400 nm thick AlN cap with heat spreading only (circles), 400 nm thick AlN cap with heat and electric field spreading (squares), and a 1  $\mu\text{m}$  thick AlN cap with heat and electric field spreading (stars). The peak temperature rise of the uncapped reference HFET (dashed line) is also included for benchmarking. The simulated power density was 1.8 W/mm.

purely thermal model. The preceding discussion of the interdependence of electrical and thermal device performance highlights the necessity for fully coupled electrothermal modeling<sup>69</sup> to truly capture the device physics and is the subject of future work.

## CONCLUSION

In this report, we demonstrated  $\beta\text{-(Al}_{0.21}\text{Ga}_{0.79})_2\text{O}_3/\text{Ga}_2\text{O}_3$  HFETs with AlN capping layers, which offered both electrical and thermal performance improvements. The AlN cap was deposited via BEOL reactive sputter deposition at room temperature and was measured to have a thermal conductivity of 13.3 W/m K. Compared to the uncapped HFET, the AlN-capped device demonstrated a 27% reduction in the average gate temperature rise. Additionally, the AlN cap helped to significantly increase the average breakdown voltage of the HFETs by  $\sim 110\%$ . The coupled electrothermal device improvement enabled the demonstration of record high DC power densities  $>5$  W/mm in the AlN-capped

HFETs. A 3D thermal model was also developed in COMSOL to assess additional thermal benefits that can be realized by obtaining thicker and higher thermal conductivity AlN films. The thermal model revealed that simulation of heat spreading only could not fully account for the measured reduction in the device temperature rise. Further electrical simulation in Silvaco showed that the AlN cap redistributed the electric field profile, which would help delocalize the heat generation in the channel and contribute to the measured reduction in the average gate temperature rise. By accounting for both heat and electric field spreading, excellent agreement was demonstrated between the measured and simulated peak temperature rises. Moreover, by increasing the thickness (1  $\mu\text{m}$ ) and thermal conductivity (130 W/m K) of the AlN cap, a 35% reduction in the peak temperature rise can be achieved. In accordance with the thermal model, we intend to optimize the AlN sputtering conditions in future work to increase the thickness and thermal conductivity of the AlN cap to further improve the device-level thermal performance and increase the breakdown strength. This work also demonstrates an alternative BEOL CMOS-compatible top-side thermal management approach for  $\beta\text{-Ga}_2\text{O}_3$  devices that does not require any protective barrier dielectric (e.g., SiN interlayer for nanocrystalline diamond-capped  $\beta\text{-Ga}_2\text{O}_3$  devices<sup>47</sup>).

## SUPPLEMENTARY MATERIAL

See the [supplementary material](#) for electrical simulation (Silvaco) of the uncapped and AlN-capped HFETs under OFF-state bias conditions.

## ACKNOWLEDGMENTS

H.N.M. gratefully acknowledges support from the National Research Council (NRC) postdoctoral fellowship program. Research at the Naval Research Laboratory (NRL) was supported by the Office of Naval Research (ONR). Research at NCT, Inc. was partially supported by ONR Global. The authors gratefully acknowledge the cleanroom fabrication facility support staff at the Naval Research Laboratory Nanoscience Institute (NSI) and the Compound Semiconductor Processing Facility (CSPF) as well as Lei Chen at the National Institute of Standards and Technology (NIST) for deposition of the gate dielectric.

## AUTHOR DECLARATIONS

### Conflict of Interest

The authors have no conflicts to disclose.

### Author Contributions

**James Spencer Lundh:** Conceptualization (equal); Data curation (equal); Formal analysis (equal); Investigation (equal); Methodology (equal); Validation (equal); Visualization (equal); Writing – original draft (equal); Writing – review & editing (equal). **Cory Cress:** Data curation (equal); Formal analysis (equal); Investigation (equal); Methodology (equal); Visualization (equal); Writing – original draft (supporting); Writing – review & editing (equal). **Alan G. Jacobs:** Conceptualization (equal); Data curation (equal); Formal analysis (equal); Investigation (equal);

Writing – review & editing (equal). **Zhe Cheng:** Data curation (equal); Formal analysis (equal); Investigation (equal); Writing – review & editing (equal). **Hannah N. Masten:** Formal analysis (equal); Investigation (equal); Writing – review & editing (equal). **Joseph A. Spencer:** Formal analysis (equal); Investigation (equal); Writing – review & editing (equal). **Kohei Sasaki:** Formal analysis (equal); Resources (equal); Writing – review & editing (equal). **James Gallagher:** Formal analysis (equal); Software (equal); Writing – review & editing (equal). **Andrew D. Koehler:** Formal analysis (equal); Investigation (equal); Supervision (equal); Writing – review & editing (equal). **Keita Konishi:** Formal analysis (equal); Resources (equal); Writing – review & editing (equal). **Samuel Graham:** Formal analysis (equal); Funding acquisition (equal); Project administration (equal); Resources (equal); Writing – review & editing (equal). **Akito Kuramata:** Funding acquisition (equal); Resources (equal); Writing – review & editing (equal). **Travis J. Anderson:** Conceptualization (equal); Formal analysis (equal); Funding acquisition (equal); Project administration (equal); Supervision (equal); Writing – review & editing (equal). **Marko J. Tadjer:** Conceptualization (equal); Formal analysis (equal); Funding acquisition (equal); Investigation (equal); Project administration (equal); Resources (equal); Supervision (equal); Writing – review & editing (equal). **Karl D. Hobart:** Conceptualization (equal); Formal analysis (equal); Funding acquisition (equal); Project administration (equal); Supervision (equal); Writing – review & editing (equal). **Michael A. Mastro:** Formal analysis (equal); Funding acquisition (equal); Methodology (equal); Project administration (equal); Supervision (equal); Writing – review & editing (equal).

## DATA AVAILABILITY

The data that support the findings of this study are available within the article.

## REFERENCES

- Y. Tsao, S. Chowdhury, M. A. Hollis, D. Jena, N. M. Johnson, K. A. Jones, R. J. Kaplar, S. Rajan, C. G. van de Walle, E. Bellotti, C. L. Chua, R. Collazo, M. E. Coltrin, J. A. Cooper, K. R. Evans, S. Graham, T. A. Grotjohn, E. R. Heller, M. Higashiwaki, M. S. Islam, P. W. Juodawlkis, M. A. Khan, A. D. Koehler, J. H. Leach, U. K. Mishra, R. J. Nemanich, R. C. N. Pilawa-Podgurski, J. B. Shealy, Z. Sitar, M. J. Tadjer, A. F. Witulski, M. Wraback, and J. A. Simmons, “Ultrawide-bandgap semiconductors: Research opportunities and challenges,” *Adv. Electron. Mater.* **4**(1), 1600501 (2018).
- S. J. Pearton, J. Yang, P. H. Cary, F. Ren, J. Kim, M. J. Tadjer, and M. A. Mastro, “A review of Ga<sub>2</sub>O<sub>3</sub> materials, processing, and devices,” *Appl. Phys. Rev.* **5**(1), 011301 (2018).
- A. J. Green, J. Speck, G. Xing, P. Moens, F. Allerstam, K. Gumaelius, T. Neyer, A. Arias-Purdue, V. Mehrotra, A. Kuramata, K. Sasaki, S. Watanabe, K. Koshi, J. Blevins, O. Bierwagen, S. Krishnamoorthy, K. Leedy, A. R. Arehart, A. T. Neal, S. Mou, S. A. Ringel, A. Kumar, A. Sharma, K. Ghosh, U. Singiseti, W. Li, K. Chabak, K. Liddy, A. Islam, S. Rajan, S. Graham, S. Choi, Z. Cheng, and M. Higashiwaki, “β-gallium oxide power electronics,” *APL Mater.* **10**(2), 029201 (2022).
- M. Higashiwaki, K. Sasaki, A. Kuramata, T. Masui, and S. Yamakoshi, “Gallium oxide (Ga<sub>2</sub>O<sub>3</sub>) metal-semiconductor field-effect transistors on single-crystal β-Ga<sub>2</sub>O<sub>3</sub> (010) substrates,” *Appl. Phys. Lett.* **100**(1), 013504 (2012).
- K. Sasaki, D. Wakimoto, Q. T. Thieu, Y. Koishikawa, A. Kuramata, M. Higashiwaki, and S. Yamakoshi, “First demonstration of Ga<sub>2</sub>O<sub>3</sub> trench

MOS-type Schottky barrier diodes,” *IEEE Electron Device Lett.* **38**(6), 783–785 (2017).

<sup>6</sup>K. Sasaki, M. Higashiwaki, A. Kuramata, T. Masui, and S. Yamakoshi, “Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes fabricated by using single-crystal beta-Ga<sub>2</sub>O<sub>3</sub> (010) substrates,” *IEEE Electron Device Lett.* **34**(4), 493–495 (2013).

<sup>7</sup>M. J. Tadjer, N. A. Mahadik, J. A. Freitas, Jr., E. R. Glaser, A. D. Koehler, L. E. Luna, B. N. Feigelson, K. D. Hobart, F. J. Kub, and A. Kuramata, “Ga<sub>2</sub>O<sub>3</sub> Schottky barrier and heterojunction diodes for power electronics applications,” *Proc. SPIE* **10532**, 1053212 (2018).

<sup>8</sup>X. Lu, X. Zhou, H. Jiang, K. W. Ng, Z. Chen, Y. Pei, K. M. Lau, and G. Wang, “1-kV sputtered p-NiO/n-Ga<sub>2</sub>O<sub>3</sub> heterojunction diodes with an ultra-low leakage current below  $\mu\text{A}/\text{cm}^2$ ,” *IEEE Electron Device Lett.* **41**(3), 449–452 (2020).

<sup>9</sup>A. J. Green, K. D. Chabak, M. Baldini, N. Moser, R. Gilbert, R. C. Fitch, G. Wagner, Z. Galazka, J. McCandless, A. Crespo, K. Leedy, and G. H. Jessen, “Beta-Ga<sub>2</sub>O<sub>3</sub> MOSFETs for radio frequency operation,” *IEEE Electron Device Lett.* **38**(6), 790–793 (2017).

<sup>10</sup>S. Krishnamoorthy, Z. Xia, C. Joishi, Y. Zhang, J. McGlone, J. Johnson, M. Brenner, A. R. Arehart, J. Hwang, S. Lodha, and S. Rajan, “Modulation-doped β-(Al<sub>0.2</sub>Ga<sub>0.8</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> field-effect transistor,” *Appl. Phys. Lett.* **111**(2), 023502 (2017).

<sup>11</sup>N. Moser, J. McCandless, A. Crespo, K. Leedy, A. Green, A. Neal, S. Mou, E. Ahmadi, J. Speck, K. Chabak, N. Peixoto, and G. Jessen, “Ge-doped beta-Ga<sub>2</sub>O<sub>3</sub> MOSFETs,” *IEEE Electron Device Lett.* **38**(6), 775–778 (2017).

<sup>12</sup>K. D. Chabak, N. Moser, A. J. Green, D. E. Walker, S. E. Tetlak, E. Heller, A. Crespo, R. Fitch, J. P. McCandless, K. Leedy, M. Baldini, G. Wagner, Z. Galazka, X. Li, and G. Jessen, “Enhancement-mode Ga<sub>2</sub>O<sub>3</sub> wrap-gate fin field-effect transistors on native (100) β-Ga<sub>2</sub>O<sub>3</sub> substrate with high breakdown voltage,” *Appl. Phys. Lett.* **109**(21), 213501 (2016).

<sup>13</sup>Z. Hu, K. Nomoto, W. Li, N. Tanen, K. Sasaki, A. Kuramata, T. Nakamura, D. Jena, and H. G. Xing, “Enhancement-mode Ga<sub>2</sub>O<sub>3</sub> vertical transistors with breakdown voltage >1 kV,” *IEEE Electron Device Lett.* **39**(6), 869–872 (2018).

<sup>14</sup>M. H. Wong, K. Goto, Y. Morikawa, A. Kuramata, S. Yamakoshi, H. Murakami, Y. Kumagai, and M. Higashiwaki, “All-ion-implanted planar-gate current aperture vertical Ga<sub>2</sub>O<sub>3</sub> MOSFETs with Mg-doped blocking layer,” *Appl. Phys. Express* **11**(6), 064102 (2018).

<sup>15</sup>C. Joishi, Y. Zhang, Z. Xia, W. Sun, A. R. Arehart, S. Ringel, S. Lodha, and S. Rajan, “Breakdown characteristics of beta-(Al<sub>0.22</sub>Ga<sub>0.78</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> field-plated modulation-doped field-effect transistors,” *IEEE Electron Device Lett.* **40**(8), 1241–1244 (2019).

<sup>16</sup>M. H. Wong, H. Murakami, Y. Kumagai, and M. Higashiwaki, “Enhancement-mode beta-Ga<sub>2</sub>O<sub>3</sub> current aperture vertical MOSFETs with N-ion-implanted blocker,” *IEEE Electron Device Lett.* **41**(2), 296–299 (2020).

<sup>17</sup>Z. Guo, A. Verma, X. Wu, F. Sun, A. Hickman, T. Masui, A. Kuramata, M. Higashiwaki, D. Jena, and T. Luo, “Anisotropic thermal conductivity in single crystal β-gallium oxide,” *Appl. Phys. Lett.* **106**(11), 111909 (2015).

<sup>18</sup>S. Choi, S. Graham, S. Chowdhury, E. R. Heller, M. J. Tadjer, G. Moreno, and S. Narumanchi, “A perspective on the electro-thermal co-design of ultra-wide bandgap lateral devices,” *Appl. Phys. Lett.* **119**(17), 170501 (2021).

<sup>19</sup>J. S. Lundh, D. Shoemaker, A. G. Birdwell, J. D. Weil, L. M. de La Cruz, P. B. Shah, K. G. Crawford, T. G. Ivanov, H. Y. Wong, and S. Choi, “Thermal performance of diamond field-effect transistors,” *Appl. Phys. Lett.* **119**(14), 143502 (2021).

<sup>20</sup>R. van Erp, G. Kampitsis, L. Nela, R. S. Ardebili, and E. Matioli, “Embedded microchannel cooling for high power-density GaN-on-Si power integrated circuits,” in *2020 19th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm)* (IEEE, 2020), pp. 53–59.

<sup>21</sup>B. Wang, M. Xiao, J. Knoll, C. Buttay, K. Sasaki, G.-Q. Lu, C. Dimarino, and Y. Zhang, “Low thermal resistance (0.5 K/W) Ga<sub>2</sub>O<sub>3</sub> Schottky rectifiers with double-side packaging,” *IEEE Electron Device Lett.* **42**(8), 1132–1135 (2021).

<sup>22</sup>M. J. Tadjer, T. J. Anderson, K. D. Hobart, T. I. Feigelson, J. D. Caldwell, C. R. Eddy, F. J. Kub, J. E. Butler, B. Pate, and J. Melngailis, “Reduced

self-heating in AlGaIn/GaN HEMTs using nanocrystalline diamond heat-spreading films," *IEEE Electron Device Lett.* **33**(1), 23–25 (2012).

<sup>25</sup>J. W. Pomeroy, M. Bernardoni, D. C. Dumka, D. M. Fanning, and M. Kuball, "Low thermal resistance GaN-on-diamond transistors characterized by three-dimensional Raman thermography mapping," *Appl. Phys. Lett.* **104**(8), 083513 (2014).

<sup>24</sup>J. Das, H. Oprins, H. Ji, A. Sarua, W. Ruythooren, J. Derluyn, M. Kuball, M. Germain, and G. Borghs, "Improved thermal performance of AlGaIn/GaN HEMTs by an optimized flip-chip design," *IEEE Trans. Electron Devices* **53**(11), 2696–2702 (2006).

<sup>25</sup>K. P. Bloschok and A. Bar-Cohen, "Advanced thermal management technologies for defense electronics," *Proc. SPIE* **8405**, 84050I (2012).

<sup>26</sup>P.-C. Chao, K. Chu, C. Creamer, J. Diaz, T. Yurovchak, M. Shur, R. Kallaher, C. McGray, G. D. Via, and J. D. Blevins, "Low-temperature bonded GaN-on-diamond HEMTs with 11 W/mm output power at 10 GHz," *IEEE Trans. Electron Devices* **62**(11), 3658–3664 (2015).

<sup>27</sup>S. C. Binari, J. M. Redwing, G. Kelner, and W. Kruppa, "AlGaIn/GaN HEMTs grown on SiC substrates," *Electron. Lett.* **33**(3), 242–243 (1997).

<sup>28</sup>A. Bar-Cohen, J. J. Maurer, and D. H. Altman, "Embedded cooling for wide bandgap power amplifiers: A review," *J. Electron. Packag.* **141**(4), 040803 (2019).

<sup>29</sup>A. Bar-Cohen, J. J. Maurer, and A. Sivananthan, "Near-junction microfluidic cooling for wide bandgap devices," *MRS Adv.* **1**(2), 181–195 (2016).

<sup>30</sup>A. Bar-Cohen, J. J. Maurer, and A. Sivananthan, "Near-junction microfluidic thermal management of RF power amplifiers," in *2015 IEEE International Conference on Microwaves, Communications, Antennas and Electronic Systems (COMCAS)* (IEEE, 2015), pp. 1–8.

<sup>31</sup>A. Bar-Cohen, "Gen-3 thermal management technology: Role of microchannels and nanostructures in an embedded cooling paradigm," *J. Nanotechnol. Eng. Med.* **4**(2), 020907 (2013).

<sup>32</sup>A. Bar-Cohen, J. J. Maurer, and J. G. Felbinger, "DARPA's intra/interchip enhanced cooling (ICECool) program," in *CS MANTECH Conference, 13–16 May* (CS MANTECH, 2013).

<sup>33</sup>A. Bar-Cohen, J. D. Albrecht, and J. J. Maurer, "Near-junction thermal management for wide bandgap devices," in *2011 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)* (IEEE, 2011), pp. 1–5.

<sup>34</sup>T. J. Anderson, K. D. Hobart, M. J. Tadjer, A. D. Koehler, E. A. Imhoff, J. K. Hite, T. I. Feygelson, B. B. Pate, C. R. Eddy, and F. J. Kub, "Nanocrystalline diamond integration with III-nitride HEMTs," *ECS J. Solid State Sci. Technol.* **6**(2), Q3036–Q3039 (2016).

<sup>35</sup>T. J. Anderson, K. D. Hobart, M. J. Tadjer, A. D. Koehler, T. I. Feygelson, B. B. Pate, J. K. Hite, F. J. Kub, and C. R. Eddy, "(Invited) Nanocrystalline diamond for near junction heat spreading in GaN power HEMTs," *ECS Trans.* **61**(4), 45–49 (2014).

<sup>36</sup>Y. Zhang, B. Wang, M. Xiao, J. Spencer, R. Zhang, J. Knoll, C. DiMarino, G.-Q. Lu, K. Sasaki, and C. Buttay, "(Invited) How to achieve low thermal resistance and high electrothermal ruggedness in Ga<sub>2</sub>O<sub>3</sub> devices?," *ECS Trans.* **104**(5), 21–32 (2021).

<sup>37</sup>C. Yuan, Y. Zhang, R. Montgomery, S. Kim, J. Shi, A. Mauze, T. Itoh, J. S. Speck, and S. Graham, "Modeling and analysis for thermal management in gallium oxide field-effect transistors," *J. Appl. Phys.* **127**(15), 154502 (2020).

<sup>38</sup>M. Xiao, B. Wang, J. Liu, R. Zhang, Z. Zhang, C. Ding, S. Lu, K. Sasaki, G.-Q. Lu, C. Buttay, and Y. Zhang, "Packaged Ga<sub>2</sub>O<sub>3</sub> Schottky rectifiers with over 60-A surge current capability," *IEEE Trans. Power Electron.* **36**(8), 8565–8569 (2021).

<sup>39</sup>J. S. Lundh, H. N. Masten, K. Sasaki, A. G. Jacobs, Z. Cheng, J. Spencer, L. Chen, J. Gallagher, A. D. Koehler, K. Konishi, S. Graham, A. Kuramata, K. D. Hobart, and M. J. Tadjer, "AlN-capped  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> HFETs for Near-Junction Thermal Management of Next Generation Power Devices," in *2022 Device Research Conference (DRC)* (IEEE, 2022), pp. 1–2.

<sup>40</sup>Y. Song, D. Shoemaker, J. H. Leach, C. McGray, H.-L. Huang, A. Bhattacharyya, Y. Zhang, C. U. Gonzalez-Valle, T. Hess, S. Zhukovsky, K. Ferri, R. M. Lavelle, C. Perez, D. W. Snyder, J.-P. Maria, B. Ramos-Alvarado, X. Wang, S. Krishnamoorthy, J. Hwang, B. M. Foley, and S. Choi,

"Ga<sub>2</sub>O<sub>3</sub>-on-SiC composite wafer for thermal management of ultrawide bandgap electronics," *ACS Appl. Mater. Interfaces* **13**(34), 40817–40829 (2021).

<sup>41</sup>D. Shoemaker, M. Malakoutian, B. Chatterjee, Y. Song, S. Kim, B. M. Foley, S. Graham, C. D. Nordquist, S. Chowdhury, and S. Choi, "Diamond-incorporated flip-chip integration for thermal management of GaN and ultra-wide bandgap RF power amplifiers," *IEEE Trans. Compon. Packag. Manuf. Technol.* **11**(8), 1177–1186 (2021).

<sup>42</sup>J. Noh, S. Alajlouni, M. J. Tadjer, J. C. Culbertson, H. Bae, M. Si, H. Zhou, P. A. Bermel, A. Shakouri, and P. D. Ye, "High performance beta-Ga<sub>2</sub>O<sub>3</sub> nanomembrane field effect transistors on a high thermal conductivity diamond substrate," *IEEE J. Electron Devices Soc.* **7**, 914–918 (2019).

<sup>43</sup>S. Kim, Y. Zhang, C. Yuan, R. Montgomery, A. Mauze, J. Shi, E. Farzana, J. S. Speck, and S. Graham, "Thermal management of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> current aperture vertical electron transistors," *IEEE Trans. Compon. Packag. Manuf. Technol.* **11**(8), 1171–1176 (2021).

<sup>44</sup>B. Chatterjee, Y. Song, J. S. Lundh, Y. Zhang, Z. Xia, Z. Islam, J. Leach, C. McGray, P. Ranga, S. Krishnamoorthy, A. Haque, S. Rajan, and S. Choi, "Electro-thermal co-design of  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> modulation doped field effect transistors," *Appl. Phys. Lett.* **117**(15), 153501 (2020).

<sup>45</sup>B. Chatterjee, K. Zeng, C. D. Nordquist, U. Singiseti, and S. Choi, "Device-level thermal management of gallium oxide field-effect transistors," *IEEE Trans. Compon. Packag. Manuf. Technol.* **9**(12), 2352–2365 (2019).

<sup>46</sup>B. Chatterjee, W. Li, K. Nomoto, H. G. Xing, and S. Choi, "Thermal design of multi-fin Ga<sub>2</sub>O<sub>3</sub> vertical transistors," *Appl. Phys. Lett.* **119**(10), 103502 (2021).

<sup>47</sup>H. N. Masten, J. S. Lundh, T. I. Feygelson, K. Sasaki, Z. Cheng, J. A. Spencer, P.-Y. Liao, J. K. Hite, D. J. Pennachio, A. G. Jacobs, M. A. Mastro, B. N. Feigelson, A. Kuramata, P. Ye, S. Graham, B. B. Pate, K. D. Hobart, T. J. Anderson, and M. J. Tadjer, "Reduced temperature in lateral (Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> heterojunction field effect transistor capped with nanocrystalline diamond," *Appl. Phys. Lett.* **124**(15), 153502 (2024).

<sup>48</sup>M. J. Tadjer, K. Sasaki, D. Wakimoto, T. J. Anderson, M. A. Mastro, J. C. Gallagher, A. G. Jacobs, A. L. Mock, A. D. Koehler, M. Ebrish, K. D. Hobart, and A. Kuramata, "Delta-doped  $\beta$ -(Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub>/Ga<sub>2</sub>O<sub>3</sub> heterostructure field-effect transistors by ozone molecular beam epitaxy," *J. Vac. Sci. Technol. A* **39**(3), 033402 (2021).

<sup>49</sup>H. Hanawa, H. Onodera, A. Nakajima, and K. Horio, "Numerical analysis of breakdown voltage enhancement in AlGaIn/GaN HEMTs with a high-k passivation layer," *IEEE Trans. Electron Devices* **61**(3), 769–775 (2014).

<sup>50</sup>P. E. Raad, P. L. Komarov, M. J. Tadjer, J. Yang, F. Ren, S. J. Pearton, and A. Kuramata, "Thermoreflectance temperature mapping of Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes," *ECS Trans.* **89**(5), 3 (2019).

<sup>51</sup>M. Farzaneh, K. Maize, D. Lüerßen, J. A. Summers, P. M. Mayer, P. E. Raad, K. P. Pipe, A. Shakouri, R. J. Ram, and J. A. Hudgings, "CCD-based thermoreflectance microscopy: Principles and applications," *J. Phys. D: Appl. Phys.* **42**(14), 143001 (2009).

<sup>52</sup>S. Rajasingam, J. W. Pomeroy, M. Kuball, M. J. Uren, T. Martin, D. C. Herbert, K. P. Hilton, and R. S. Balmer, "Micro-Raman temperature measurements for electric field assessment in active AlGaIn-GaN HFETs," *IEEE Electron Device Lett.* **25**(7), 456–458 (2004).

<sup>53</sup>P. Jiang, X. Qian, and R. Yang, "Tutorial: Time-domain thermoreflectance (TDTR) for thermal property characterization of bulk and thin film materials," *J. Appl. Phys.* **124**(16), 161103 (2018).

<sup>54</sup>E. Pop and K. E. Goodson, "Thermal phenomena in nanoscale transistors," *J. Electron. Packag.* **128**(2), 102–108 (2006).

<sup>55</sup>S. Choi, E. R. Heller, D. Dorsey, R. Vetry, and S. Graham, "The impact of bias conditions on self-heating in AlGaIn/GaN HEMTs," *IEEE Trans. Electron Devices* **60**(1), 159–162 (2013).

<sup>56</sup>V. Šodan, H. Oprins, S. Stoffels, M. Baelmans, and I. De Wolf, "Influence of field-plate configuration on power dissipation and temperature profiles in AlGaIn/GaN on silicon HEMTs," *IEEE Trans. Electron Devices* **62**(8), 2416–2422 (2015).

<sup>57</sup>E. Heller, S. Choi, D. Dorsey, R. Vetry, and S. Graham, "Electrical and structural dependence of operating temperature of AlGaIn/GaN HEMTs," *Microelectron. Reliab.* **53**(6), 872–877 (2013).

- <sup>58</sup>B. E. Belkerk, A. Soussou, M. Carette, M. A. Djouadi, and Y. Scudeller, "Structural-dependent thermal conductivity of aluminium nitride produced by reactive direct current magnetron sputtering," *Appl. Phys. Lett.* **101**(15), 151908 (2012).
- <sup>59</sup>M. Slomski, N. Blumenschein, P. P. Paskov, J. F. Muth, and T. Paskova, "Anisotropic thermal conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> at elevated temperatures: Effect of Sn and Fe dopants," *J. Appl. Phys.* **121**(23), 235104 (2017).
- <sup>60</sup>Y. Song, P. Ranga, Y. Zhang, Z. Feng, H.-L. Huang, M. D. Santia, S. C. Badescu, C. U. Gonzalez-Valle, C. Perez, K. Ferri, R. M. Lavelle, D. W. Snyder, B. A. Klein, J. Deitz, A. G. Baca, J.-P. Maria, B. Ramos-Alvarado, J. Hwang, H. Zhao, X. Wang, S. Krishnamoorthy, B. M. Foley, and S. Choi, "Thermal conductivity of  $\beta$ -phase Ga<sub>2</sub>O<sub>3</sub> and (Al<sub>x</sub>Ga<sub>1-x</sub>)<sub>2</sub>O<sub>3</sub> heteroepitaxial thin films," *ACS Appl. Mater. Interfaces* **13**(32), 38477–38490 (2021).
- <sup>61</sup>C. S. Gorham, J. T. Gaskins, G. N. Parsons, M. D. Losego, and P. E. Hopkins, "Density dependence of the room temperature thermal conductivity of atomic layer deposition-grown amorphous alumina (Al<sub>2</sub>O<sub>3</sub>)," *Appl. Phys. Lett.* **104**(25), 253107 (2014).
- <sup>62</sup>H. T. Aller, A. J. H. McGaughey, and J. A. Malen, "Reduced thermal resistance of amorphous Al<sub>2</sub>O<sub>3</sub> thin films on  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and amorphous SiO<sub>2</sub> substrates via rapid thermal annealing," *Appl. Phys. Lett.* **123**(13), 132202 (2023).
- <sup>63</sup>Y. Li, F. Sun, and Y. Feng, "Thermal boundary conductance in heterogeneous integration between  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and semiconductors," *Ceram. Int.* **50**(11, Part A), 18787–18796 (2024).
- <sup>64</sup>J. Shi, C. Yuan, H.-L. Huang, J. Johnson, C. Chae, S. Wang, R. Hanus, S. Kim, Z. Cheng, J. Hwang, and S. Graham, "Thermal transport across metal/ $\beta$ -Ga<sub>2</sub>O<sub>3</sub> interfaces," *ACS Appl. Mater. Interfaces* **13**(24), 29083–29091 (2021).
- <sup>65</sup>S. H. Kim, D. Shoemaker, B. Chatterjee, A. J. Green, K. D. Chabak, E. R. Heller, K. J. Liddy, G. H. Jessen, S. Graham, and S. Choi, "Thermally-aware layout design of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> lateral MOSFETs," *IEEE Trans. Electron Devices* **69**(3), 1251–1257 (2022).
- <sup>66</sup>J. S. Lundh, W. Zhu, Y. Song, S. W. Ko, C. Fragkiadakis, P. Mardilovich, S. Trolier-McKinstry, and S. Choi, "Local measurements of domain wall-induced self-heating in released PbZr<sub>0.52</sub>Ti<sub>0.48</sub>O<sub>3</sub> films," *J. Appl. Phys.* **128**(21), 214102 (2020).
- <sup>67</sup>D. Kendig, K. Yazawa, and A. Shakouri, "Hyperspectral thermoreflectance imaging for power devices," in *2017 33rd Thermal Measurement, Modeling & Management Symposium (SEMI-THERM)* (IEEE, 2017), pp. 204–207.
- <sup>68</sup>D. Kendig, G. Hohensee, E. Pek, W. Kuang, K. Yazawa, and A. Shakouri, "Accurate thermoreflectance imaging of nano-features using thermal decay," in *2017 16th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm)* (IEEE, 2017), pp. 23–29.
- <sup>69</sup>B. Chatterjee, C. Dundar, T. E. Beechem, E. Heller, D. Kendig, H. Kim, N. Donmez, and S. Choi, "Nanoscale electro-thermal interactions in AlGaIn/GaN high electron mobility transistors," *J. Appl. Phys.* **127**(4), 044502 (2020).