Sulistyo, Jos Budi2014-03-142014-03-142000-08-18etd-08302000-21580051http://hdl.handle.net/10919/34842In this work, a simplified method for performing characterization of a standard cell is presented. The method presented here is based on Synopsys models of cell delay and power dissipation, in particular the linear delay model. This model is chosen as it allows rapid characterization with a modest number of simulations, while still achieving acceptable accuracy. Additionally, a guideline for developing standard cell libraries for use with Synopsys synthesis and simulation tools and Cadence Placement-and-Routing tools is presented. A cell layout library, built in accordance with the presented guidelines, was laid out, and a test chip, namely a dual 4-bit counter, was built using the library to demonstrate the suitability of the method.In CopyrightVLSICadenceCharacterizationSynopsysTiming ModelPower EstimationStandard CellThesishttp://scholar.lib.vt.edu/theses/available/etd-08302000-21580051/