Burgos, RolandoHaryani, NidhiBoroyevich, DushanOhn, Sungjae2022-02-252022-02-252021-01-05http://hdl.handle.net/10919/108870A three-phase, N-level inverter and method are disclosed. A circuit topology of the inverter comprises first, second and third sets of switches and first, second and third inductors. Each switch comprises at least first, second and third terminals, the first terminals being control terminals. The first terminals of the first, second and third inductors are electrically coupled to the first, second and third sets of switches, respectively. A current controller performs a control algorithm that causes it to output first, second and third sets of gating signals to the control terminals of the switches of the first, second and third sets of switches, respectively, to cause them to be placed in an on state or an off state in a particular sequence to perform zero voltage switching while maintaining synchronization of the three phases of the three-phase, N-level inverter.application/pdfenIn CopyrightPatent2022-02-25Burgos, Rolando [0000-0003-0570-2768]