Implementation of a Turbo Decoder on a Configurable Computing Platform

Simple item page
dc.contributor.authorHess, Jason Richarden
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberReed, Jeffrey H.en
dc.contributor.committeememberJones, Mark T.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:45:44Zen
dc.date.adate1999-09-22en
dc.date.available2014-03-14T20:45:44Zen
dc.date.issued1999-09-17en
dc.date.rdate2000-09-22en
dc.date.sdate1999-09-20en
dc.description.abstractTurbo codes are a new class of codes that can achieve exceptional error performance and energy efficiency at low signal-to-noise ratios. Decoding turbo codes is a complicated procedure that often requires custom hardware if it is to be performed at acceptable speeds. Configurable computing machines are able to provide the performance advantages of custom hardware while maintaining the flexibility of general-purpose microprocessors and DSPs. This thesis presents an implementation of a turbo decoder on an FPGA-based configurable computing platform. Portability and flexibility are emphasized in the implementation so that the decoder can be used as part of a configurable software radio. The system presented performs turbo decoding for a variable block size with a variable number of decoding iterations while using only a single FPGA. When six iterations are performed, the decoder operates at an information bit rate greater than 32 kbps.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-092099-142008en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-092099-142008/en
dc.identifier.urihttp://hdl.handle.net/10919/35131en
dc.publisherVirginia Techen
dc.relation.haspartetd.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectconfigurable computingen
dc.subjectField programmable gate arraysen
dc.subjectturbo codesen
dc.titleImplementation of a Turbo Decoder on a Configurable Computing Platformen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen
Files
Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
etd.pdf
Size:
458.15 KB
Format:
Adobe Portable Document Format
Download
Collections
Masters Theses