Now showing items 1-2 of 2
Intelligent circuit recognition for VLSI layout verification
(Virginia Tech, 1993-04-05)
The ability to extract higher level information from a circuit netlist is useful for VLSI layout verification. An extracted gate level description may be used as input to a gate level simulator for analysis or alternatively ...