Block-Level Logic Extraction from CMOS VLSILayouts

Simple item page
dc.contributor.authorBhasin, Inderpreeten
dc.contributor.authorTront, Joseph G.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2017-09-18T10:11:30Zen
dc.date.available2017-09-18T10:11:30Zen
dc.date.issued1994-01-01en
dc.date.updated2017-09-18T10:11:30Zen
dc.description.abstractThis paper describes a Prolog based Block Extraction System (ProBES) which converts a transistor level descriptionof a CMOS circuit into a logic block level description. The operation of ProBES is conceptually similar to thatof a circuit extractor. However, whereas a circuit extractor is used to identify circuit primitives such as transistors,resistors and capacitors from the geometrical information in a mask level layout description, ProBES can be usedto identify predefined gates and logic blocks in a CMOS transistor network. ProBES operates according to thecircuit hierarchy. Basic gates such as inverters, transmission-gates, nands, nors, etc. are identified first. Logicblocks composed of these gates are then identified. More complex blocks which contain blocks already identifiedare recognized next and so on. ProBES is meant to be used as an aid in the verification of logic design. It canprovide a connectivity check for a circuit.en
dc.description.versionPublished versionen
dc.format.mimetypeapplication/pdfen
dc.identifier.citationInderpreet Bhasin and Joseph G. Tront, “Block-Level Logic Extraction from CMOS VLSILayouts,” VLSI Design, vol. 1, no. 3, pp. 243-259, 1994. doi:10.1155/1994/67035en
dc.identifier.doihttps://doi.org/10.1155/1994/67035en
dc.identifier.urihttp://hdl.handle.net/10919/79117en
dc.language.isoenen
dc.publisherHindawien
dc.rightsCreative Commons Attribution 4.0 Internationalen
dc.rights.holderCopyright © 1994 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.en
dc.rights.urihttp://creativecommons.org/licenses/by/4.0/en
dc.titleBlock-Level Logic Extraction from CMOS VLSILayoutsen
dc.title.serialVLSI Designen
dc.typeArticle - Refereeden
dc.type.dcmitypeTexten

Files

Original bundle
Now showing 1 - 2 of 2
Name:
VLSI.1994.067035.xml
Size:
3.06 KB
Format:
Extensible Markup Language
Download
Thumbnail Image
Name:
VLSI.1994.067035.pdf
Size:
2.04 MB
Format:
Adobe Portable Document Format
Download
License bundle
Now showing 1 - 1 of 1
Name:
license.txt
Size:
1.5 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

Journal Articles, Hindawi Press
Scholarly Works, Electrical and Computer Engineering