VTechWorks staff will be away for the Thanksgiving holiday beginning at noon on Wednesday, November 22, through Friday, November 24, and will not be replying to requests during this time. Thank you for your patience, and happy holidays!
Intelligent circuit recognition for VLSI layout verification
The ability to extract higher level information from a circuit netlist is useful
for VLSI layout verification. An extracted gate level description may be used as
input to a gate level simulator for analysis or alternatively may be used as input to
a rule-based expert system that performs verification checking at a higher level of
abstraction. As a VLSI design evolves it is continually checked for correctness.
This implies that the extraction of higher level information is a recurring activity
and should be performed as efficiently as possible. This paper describes an
alternative method that uses intelligence to quicken the extraction process and
compares this method's performance to a more common method.