Genetic spot optimization for peak power estimation in large VLSI circuits

Simple item page
dc.contributor.authorHsiao, Michael S.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessed2014-06-11en
dc.date.accessioned2014-06-12T13:28:58Zen
dc.date.available2014-06-12T13:28:58Zen
dc.date.issued2001-07-10en
dc.description.abstractEstimating peak power involves optimization of the circuit's switching function. The switching of a given gate is not only dependent on the output capacitance of the node, but also heavily dependent on the gate delays in the circuit, since multiple switching events can result from uneven circuit delay paths in the circuit. Genetic spot expansion and optimization are proposed in this paper to estimate tight peak power bounds for large sequential circuits. The optimization spot shifts and expands dynamically based on the maximum power potential (MPP) of the nodes under optimization. Four genetic spot optimization heuristics are studied for sequential circuits. Experimental results showed an average of 70.7% tighter peak power bounds for large sequential benchmark circuits was achieved in short execution times.en
dc.description.versionPublished versionen
dc.format.mimetypeapplication/pdfen
dc.identifier.citationMichael S. Hsiao, "Genetic Spot Optimization for Peak Power Estimation in Large VLSI Circuits," VLSI Design, vol. 15, no. 1, pp. 407-416, 2002. doi:10.1080/1065514021000012020.en
dc.identifier.doihttps://doi.org/10.1080/1065514021000012020en
dc.identifier.issn1065-514Xen
dc.identifier.urihttp://hdl.handle.net/10919/48920en
dc.identifier.urlhttp://www.hindawi.com/journals/vlsi/2002/204130/abs/en
dc.language.isoenen
dc.publisherHindawien
dc.rightsCreative Commons Attribution 4.0 Internationalen
dc.rights.holderCopyright © 2002 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.en
dc.rights.urihttp://creativecommons.org/licenses/by/4.0/en
dc.subjectPower estimationen
dc.subjectPeak poweren
dc.subjectNon-zero delayen
dc.subjectGenetic optimizationen
dc.subjectLow-power designen
dc.subjectSequential-circuitsen
dc.subjectSwitching activityen
dc.subjectComputer science, hardware & architectureen
dc.subjectEngineering, electricalen
dc.titleGenetic spot optimization for peak power estimation in large VLSI circuitsen
dc.title.serialVLSI Designen
dc.typeArticle - Refereeden
dc.type.dcmitypeTexten

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
204130.pdf
Size:
1.28 MB
Format:
Adobe Portable Document Format
Description:
Main article
Download

Collections

Scholarly Works, Electrical and Computer Engineering
Journal Articles, Hindawi Press