VTechWorks staff will be away for the winter holidays starting Tuesday, December 24, 2024, through Wednesday, January 1, 2025, and will not be replying to requests during this time. Thank you for your patience, and happy holidays!
 

An Efficient Automatic Test Pattern Generator forStuck-Open Faults in CMOS Combinational Circuits

Simple item page
dc.contributor.authorLee, Hyung K.en
dc.contributor.authorHa, Dong S.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2017-09-18T10:11:48Zen
dc.date.available2017-09-18T10:11:48Zen
dc.date.issued1994-01-01en
dc.date.updated2017-09-18T10:11:47Zen
dc.description.abstractIn this paper, we describe a highly efficient automatic test pattern generator for stuck-open (SOP) faults, calledSOPRANO, in CMOS combinational circuits. The key idea of SOPRANO is to convert a CMOS circuit into anequivalent gate level circuit and SOP faults into the equivalent stuck-at faults. Then SOPRANO derives testpatterns for SOP faults using a gate level test pattern generator. Several techniques to reduce the test set sizeare introduced in SOPRANO. Experimental results performed on eight benchmark circuits show that SOPRANOachieves high SOP fault coverage and short processing time.en
dc.description.versionPublished versionen
dc.format.mimetypeapplication/pdfen
dc.identifier.citationHyung K. Lee and Dong S. Ha, “An Efficient Automatic Test Pattern Generator forStuck-Open Faults in CMOS Combinational Circuits,” VLSI Design, vol. 2, no. 3, pp. 199-207, 1994. doi:10.1155/1994/71941en
dc.identifier.doihttps://doi.org/10.1155/1994/71941en
dc.identifier.urihttp://hdl.handle.net/10919/79118en
dc.language.isoenen
dc.publisherHindawien
dc.rightsCreative Commons Attribution 4.0 Internationalen
dc.rights.holderCopyright © 1994 Hindawi Publishing Corporation. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.en
dc.rights.urihttp://creativecommons.org/licenses/by/4.0/en
dc.titleAn Efficient Automatic Test Pattern Generator forStuck-Open Faults in CMOS Combinational Circuitsen
dc.title.serialVLSI Designen
dc.typeArticle - Refereeden
dc.type.dcmitypeTexten

Files

Original bundle
Now showing 1 - 2 of 2
Name:
VLSI.1994.071941.xml
Size:
3.21 KB
Format:
Extensible Markup Language
Download
Thumbnail Image
Name:
VLSI.1994.071941.pdf
Size:
1.54 MB
Format:
Adobe Portable Document Format
Download
License bundle
Now showing 1 - 1 of 1
Name:
license.txt
Size:
1.5 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

Journal Articles, Hindawi Press
Scholarly Works, Electrical and Computer Engineering