A Design Assembly Technique for FPGA Back-End Acceleration
dc.contributor.author | Frangieh, Tannous | en |
dc.contributor.committeechair | Athanas, Peter M. | en |
dc.contributor.committeemember | Schaumont, Patrick R. | en |
dc.contributor.committeemember | Nelson, Brent E. | en |
dc.contributor.committeemember | Dietrich, Carl B. | en |
dc.contributor.committeemember | Feng, Wu-chun | en |
dc.contributor.department | Electrical and Computer Engineering | en |
dc.date.accessioned | 2014-03-14T20:17:11Z | en |
dc.date.adate | 2012-10-19 | en |
dc.date.available | 2014-03-14T20:17:11Z | en |
dc.date.issued | 2012-09-28 | en |
dc.date.rdate | 2012-10-19 | en |
dc.date.sdate | 2012-10-08 | en |
dc.description.abstract | Long wait times constitute a bottleneck limiting the number of compilation runs performed in a day, thus risking to restrict Field-Programmable Gate Array (FPGA) adaptation in modern computing platforms. This work presents an FPGA development paradigm that exploits logic variance and hierarchy as a means to increase FPGA productivity. The practical tasks of logic partitioning, placement and routing are examined and a resulting assembly framework, Quick Flow (qFlow), is implemented. Experiments show up to 10x speed-ups using the proposed paradigm compared to vendor tool flows. | en |
dc.description.degree | Ph. D. | en |
dc.identifier.other | etd-10082012-021855 | en |
dc.identifier.sourceurl | http://scholar.lib.vt.edu/theses/available/etd-10082012-021855/ | en |
dc.identifier.uri | http://hdl.handle.net/10919/29225 | en |
dc.publisher | Virginia Tech | en |
dc.relation.haspart | Frangieh_T_D_2012.pdf | en |
dc.rights | In Copyright | en |
dc.rights.uri | http://rightsstatements.org/vocab/InC/1.0/ | en |
dc.subject | Configurable Computing | en |
dc.subject | FPGA Productivity | en |
dc.subject | Design Assembly Flow | en |
dc.subject | Electronic Design Automation | en |
dc.subject | Design Reuse | en |
dc.title | A Design Assembly Technique for FPGA Back-End Acceleration | en |
dc.type | Dissertation | en |
thesis.degree.discipline | Electrical and Computer Engineering | en |
thesis.degree.grantor | Virginia Polytechnic Institute and State University | en |
thesis.degree.level | doctoral | en |
thesis.degree.name | Ph. D. | en |
Files
Original bundle
1 - 1 of 1