Design Verification for Sequential Systems at Various Abstraction Levels
TR Number
Date
2005-01-27
Authors
Journal Title
Journal ISSN
Volume Title
Publisher
Virginia Tech
Abstract
Description
Keywords
Bounded Model Checking, Formal Verification, SAT, Simulation, ATPG