False lock in sampled-data phase lock loops

dc.contributor.authorChalkley, Hatcher Edwarden
dc.contributor.committeechairGrigsby, L. L.en
dc.contributor.committeememberBlackwell, William A.en
dc.contributor.committeememberKrauss, H. L.en
dc.contributor.committeememberEbert, Harry K. Jr.en
dc.contributor.committeememberVanLandingham, Hugh F.en
dc.contributor.departmentElectrical Engineeringen
dc.date.accessioned2014-03-14T21:11:16Zen
dc.date.adate2010-05-20en
dc.date.available2014-03-14T21:11:16Zen
dc.date.issued1968-08-13en
dc.date.rdate2010-05-20en
dc.date.sdate2010-05-20en
dc.description.abstractThe false lock characteristics of a sampled-data phase lock loop containing a phase detector with a sawtooth characteristic are investigated. The ideal processor of data operated on by such a phase detector nonlinearity is derived in open-loop form. A second system is proposed which is shown to approximate the operation of the ideal system with increasing accuracy for decreasing noise variance. The operation of the approximate system is interpreted in geometric terms. This geometric interpretation is used to place a lower bound on the probability of false lock of the ideal system. A suboptimal system which uses feedback and a time-varying linear filter is analyzed. It was necessary to use a computer to perform the integration leading to the probability distribution of the error of this system. The bound on the probability of false lock for the ideal system is compared with the probability of a similar error for the suboptimal system. It is concluded that this bound is a conservative one.en
dc.description.degreePh. D.en
dc.format.extent72 leavesen
dc.format.mediumBTDen
dc.format.mimetypeapplication/pdfen
dc.identifier.otheretd-05202010-020013en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-05202010-020013/en
dc.identifier.urihttp://hdl.handle.net/10919/37848en
dc.language.isoenen
dc.publisherVirginia Techen
dc.relation.haspartLD5655.V856_1968.C44.pdfen
dc.relation.isformatofOCLC# 20737342en
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subject.lccLD5655.V856 1968.C44en
dc.subject.lcshElectronic circuitsen
dc.titleFalse lock in sampled-data phase lock loopsen
dc.typeDissertationen
dc.type.dcmitypeTexten
thesis.degree.disciplineElectrical Engineeringen
thesis.degree.grantorVirginia Polytechnic Instituteen
thesis.degree.leveldoctoralen
thesis.degree.namePh. D.en

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
LD5655.V856_1968.C44.pdf
Size:
2.48 MB
Format:
Adobe Portable Document Format
Description: