Self-Modifying Circuitry for Efficient, Defect-Tolerant Handling of Trillion-element Reconfigurable Devices

dc.contributor.authorMacias, Nicholas J.en
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberAbbott, A. Lynnen
dc.contributor.committeememberJones, Alex K.en
dc.contributor.committeememberMartin, Thomas L.en
dc.contributor.committeememberPatterson, Cameron D.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:11:54Zen
dc.date.adate2011-05-31en
dc.date.available2014-03-14T20:11:54Zen
dc.date.issued2011-04-29en
dc.date.rdate2011-05-31en
dc.date.sdate2011-05-11en
dc.description.abstractAs VLSI circuits continue to have more and more transistors over time, the question of not only how to use, but how to manage the complexity of so many transistors becomes increasingly important. Four hypothesis are given for the design of a system that scales-up as transistors continue to shrink. An architecture is presented that satisfies these hypothesis, and the motivation behind the hypothesis is further explained. The use of this architecture's unique features to implement an efficient, defect-tolerant parallel bootstrap system is discussed. A detailed methodology for implementing this system in vivo is described. A sample problem--simulation of heat flow--is presented, and its solution using the proposed architecture is described in detail. A comparison is made between the proposed architecture and a set of contemporary architectures, and the former is shown to have desirable performance in a number of areas. Conclusion are given, and plans for future work are presented.en
dc.description.degreePh. D.en
dc.identifier.otheretd-05112011-173844en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-05112011-173844/en
dc.identifier.urihttp://hdl.handle.net/10919/27665en
dc.publisherVirginia Techen
dc.relation.haspartMacias_NJ_D_2011.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectnon-dualismen
dc.subjectfault handlingen
dc.subjectparallelismen
dc.subjectField programmable gate arraysen
dc.subjectself-modifyingen
dc.subjectself-configurableen
dc.subjectreconfigurableen
dc.subjectAvogadro machineen
dc.titleSelf-Modifying Circuitry for Efficient, Defect-Tolerant Handling of Trillion-element Reconfigurable Devicesen
dc.typeDissertationen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.leveldoctoralen
thesis.degree.namePh. D.en

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
Macias_NJ_D_2011.pdf
Size:
28.61 MB
Format:
Adobe Portable Document Format