VTechWorks staff will be away for the winter holidays starting Tuesday, December 24, 2024, through Wednesday, January 1, 2025, and will not be replying to requests during this time. Thank you for your patience, and happy holidays!
 

Analysis and Design of Paralleled Three-Phase Voltage Source Converters with Interleaving

Simple item page
dc.contributor.authorZhang, Dien
dc.contributor.committeecochairBoroyevich, Dushanen
dc.contributor.committeecochairWang, Fei Freden
dc.contributor.committeememberCenteno, Virgilio A.en
dc.contributor.committeememberLeech, Irene E.en
dc.contributor.committeememberDe La Ree, Jaimeen
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:11:40Zen
dc.date.adate2010-05-21en
dc.date.available2014-03-14T20:11:40Zen
dc.date.issued2010-04-26en
dc.date.rdate2011-11-19en
dc.date.sdate2010-05-07en
dc.description.abstractThree-phase voltage source converters(VSCs) have become the converter of choice in many ac medium and high power applications due to their many advantages, including low harmonics, high power factor, and high efficiency. Modular VSCs have also been a popular choice as building blocks to achieve even higher power, primarily through converter paralleling. In addition to high power ratings, paralleling converters can also provide system redundancy through the so-called (N+1) configuration for improved availability, as well as allow easy implementation of converter power management. Interleaving can further improve the benefit of paralleling VSCs by reducing system harmonic currents, which potentially can increase system power density. There are many challenges to implement interleaving in paralleled VSCs system due to the complicated relationships in a three-phase power converter system. In addition, to maximize the benefit of interleaving, current knowledge of symmetric interleaving is not enough. More insightful understanding of this PWM technology is necessary before implement interleaving in a real paralleled VSCs system. In this dissertation, a systematic methodology to analyze and design a paralleled three-phase voltage source converters with interleaving is developed. All the analysis and proposed control methods are investigated with the goal of maximizing the benefit of interleaving based on system requirement. The dissertation is divided into five sections. Firstly, a complete analysis studying the impact of interleaving on harmonic currents in ac and dc side passive components for paralleled VSCs is presented. The analysis performed considers the effects of modulation index, pulse-width-modulation (PWM) schemes, interleaving angle and displacement angle. Based on the analysis the method to optimize interleaving angle is proposed. Secondly, the control methods for the common mode (CM) circulating current of paralleled three-phase VSCs with discontinuous space-vector modulation (DPWM) and interleaving are proposed. With the control methods, DPWM and interleaving, which is a desirable combination, but not considered possible, can be implemented together. In addition, the total flux of integrated inter-phase inductor to limit circulating current can be minimized. Thirdly, a 15 kW three phase ac-dc rectifier is built with SiC devices. With the technologies presented in this dissertation, the specific power density can be pushed more than 2kW/lb. Fourthly, the converter system with low switching frequency is studied. Special issues such as beat phenomenon and system unbalance due to non-triplen carrier ratio is explained and solved by control methods. Other than that, an improved asymmetric space vector modulation is proposed, which can significantly reduce output current total harmonic distortion (THD) for single and interleaved VSCs system. Finally, the method to protect a system with paralleled VSCs under the occurrence of internal faults is studied. After the internal fault is detected and isolated, the paralleled VSCs system can continue work. So system reliability can be increased.en
dc.description.degreePh. D.en
dc.identifier.otheretd-05072010-115156en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-05072010-115156/en
dc.identifier.urihttp://hdl.handle.net/10919/27579en
dc.publisherVirginia Techen
dc.relation.haspartZhang_Di_D_2010(Updated).pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectpassive component minimizationen
dc.subjecthigh power densityen
dc.subjectAsymmetric interleaving angleen
dc.subjectharmonic current reductionen
dc.subjectAsymmetric SVMen
dc.subjectInterleavingen
dc.subjectTHD reductionen
dc.subjectfailure mode analysisen
dc.titleAnalysis and Design of Paralleled Three-Phase Voltage Source Converters with Interleavingen
dc.typeDissertationen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.leveldoctoralen
thesis.degree.namePh. D.en

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Zhang_Di_D_2010(Updated).pdf
Size:
5.7 MB
Format:
Adobe Portable Document Format
Download

Collections

Doctoral Dissertations