Three-Phase, Three-Level Inverters and Methods for Performing Soft Switching with Phase Synchronization
| dc.contributor.author | Burgos, Rolando | en |
| dc.contributor.author | Haryani, Nidhi | en |
| dc.contributor.author | Boroyevich, Dushan | en |
| dc.contributor.author | Ohn, Sungjae | en |
| dc.contributor.inventor | Burgos, Rolando | en |
| dc.contributor.inventor | Haryani, Nidhi | en |
| dc.contributor.inventor | Boroyevich, Dushan | en |
| dc.contributor.inventor | Ohn, Sungjae | en |
| dc.date.accessioned | 2022-02-25T19:34:38Z | en |
| dc.date.available | 2022-02-25T19:34:38Z | en |
| dc.date.filed | 2019-05-20 | en |
| dc.date.issued | 2021-01-05 | en |
| dc.date.updated | 2022-02-25T19:34:38Z | en |
| dc.description.abstract | A three-phase, N-level inverter and method are disclosed. A circuit topology of the inverter comprises first, second and third sets of switches and first, second and third inductors. Each switch comprises at least first, second and third terminals, the first terminals being control terminals. The first terminals of the first, second and third inductors are electrically coupled to the first, second and third sets of switches, respectively. A current controller performs a control algorithm that causes it to output first, second and third sets of gating signals to the control terminals of the switches of the first, second and third sets of switches, respectively, to cause them to be placed in an on state or an off state in a particular sequence to perform zero voltage switching while maintaining synchronization of the three phases of the three-phase, N-level inverter. | en |
| dc.description.version | Published version | en |
| dc.format.mimetype | application/pdf | en |
| dc.identifier.orcid | Burgos, Rolando [0000-0003-0570-2768] | en |
| dc.identifier.uri | http://hdl.handle.net/10919/108870 | en |
| dc.language.iso | en | en |
| dc.rights | In Copyright | en |
| dc.rights.uri | http://rightsstatements.org/vocab/InC/1.0/ | en |
| dc.title | Three-Phase, Three-Level Inverters and Methods for Performing Soft Switching with Phase Synchronization | en |
| dc.type | Patent | en |
| dc.type.dcmitype | Text | en |
| pubs.organisational-group | /Virginia Tech | en |
| pubs.organisational-group | /Virginia Tech/Engineering | en |
| pubs.organisational-group | /Virginia Tech/Engineering/Electrical and Computer Engineering | en |
| pubs.organisational-group | /Virginia Tech/All T&R Faculty | en |
| pubs.organisational-group | /Virginia Tech/Engineering/COE T&R Faculty | en |
| pubs.start-date | 2021-01-05 | en |
Files
Original bundle
1 - 1 of 1
Loading...
- Name:
- US10886860B2.pdf
- Size:
- 1.18 MB
- Format:
- Adobe Portable Document Format
- Description:
- Patent