Automatic Instantiation and Timing-Aware Placement of Bus Macros for Partially Reconfigurable FPGA Designs

Simple item page
dc.contributor.authorSubbarayan, Guruprasaden
dc.contributor.committeechairPatterson, Cameron D.en
dc.contributor.committeememberMartin, Thomas L.en
dc.contributor.committeememberHsiao, Michael S.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T21:50:46Zen
dc.date.adate2011-01-02en
dc.date.available2014-03-14T21:50:46Zen
dc.date.issued2010-11-19en
dc.date.rdate2011-01-02en
dc.date.sdate2010-11-29en
dc.description.abstractFPGA design implementation and debug tools have not kept pace with the advances in FPGA device density. The emphasis on area optimization and circuit speed has resulted in longer runtimes of the implementation tools. We address the implementation problem using a divide-and-conquer approach in which some device area and circuit speed is sacrificed for improved implementation turnaround time. The PATIS floorplanner enables dynamic modular design that accelerates implementation for incremental changes to a design. While the existing implementation flows facilitate timing closure late in the design cycle by reusing the layout of unmodified blocks, dynamic modular design accelerates implementation by achieving timing closure for each block independently. A complete re-implementation is still rapid as the design blocks can be processed by independent and concurrent invocations of the standard tools. PATIS creates the floorplan for implementing modules in the design. Bus macros serve as module interfaces and enable independent implementation of the modules. The dynamic modular design flow achieves around 10x speedup over the standard design flow for our benchmark designs.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-11292010-145142en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-11292010-145142/en
dc.identifier.urihttp://hdl.handle.net/10919/46033en
dc.publisherVirginia Techen
dc.relation.haspartSubbarayan_G_T_2010.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectFPGAsen
dc.subjectPartial Reconfigurationen
dc.subjectBus macrosen
dc.titleAutomatic Instantiation and Timing-Aware Placement of Bus Macros for Partially Reconfigurable FPGA Designsen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Subbarayan_G_T_2010.pdf
Size:
2.11 MB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses