Estimation of Future Manufacturing Costs for Nanoelectronics Technology

dc.contributor.authorSmith, Michael D.en
dc.contributor.committeechairSullivan, William G.en
dc.contributor.committeememberShewchuk, John P.en
dc.contributor.committeememberIoannou, Georgeen
dc.contributor.departmentIndustrial and Systems Engineeringen
dc.date.accessioned2014-03-14T20:50:58Zen
dc.date.adate1996-05-18en
dc.date.available2014-03-14T20:50:58Zen
dc.date.issued1996-05-18en
dc.date.rdate1996-05-18en
dc.date.sdate1998-07-19en
dc.description.abstractIn this report, a future scenario concerning the economic direction of the computing industry has been presented. This future scenario was based on past developments within the computing industry. The continued miniaturization of semiconductor components was discussed based on observed trends for transistors. The physical limitations for transistor devices were also addressed. The use of x-ray lithography for the construction of devices on a 3nano-scale2 was considered. Next, cost trends within the microelectronics industry were explored. Although the cost per transistor has been observed to decrease, total equipment costs and facilities costs were observed to rise. Trend extrapolation was next used to predict the future cost per transistor and the number of transistors per chip. By taking the product of these two predicted quantities, an equation for the future manufacturing cost per chip was determined. A parametric cost estimation model (VHSIC Model) for the prediction of avionics computer system costs was modified to reflect the future performance parameters of nanoelectronics. Using data from the x86 design of Intel Microprocessor Chips, undetermined parameters of the Modified VHSIC Model were calculated. Next, future performance parameters were used in the model to predict the initial selling price of future chips. The resulting predictions from this model indicated that chip prices are expected to increase while the price per electronic function will decrease. Finally, profit-time models for semiconductor chips and transistors were derived. These models were used to predict the future profit for a chip or transistor.en
dc.description.degreeMaster of Engineeringen
dc.identifier.otheretd-154317559631561en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-154317559631561/en
dc.identifier.urihttp://hdl.handle.net/10919/36515en
dc.publisherVirginia Techen
dc.relation.haspartsmithmd.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectnoneen
dc.titleEstimation of Future Manufacturing Costs for Nanoelectronics Technologyen
dc.typeThesisen
thesis.degree.disciplineIndustrial and Systems Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Engineeringen
Files
Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
smithmd.pdf
Size:
753.78 KB
Format:
Adobe Portable Document Format
Collections