A cost quality model for CMOS IC design

Simple item page
dc.contributor.authorDeshpande, Sandeepen
dc.contributor.committeechairMidkiff, Scott F.en
dc.contributor.committeememberArmstrong, James R.en
dc.contributor.committeememberAthanas, Peter M.en
dc.contributor.departmentElectrical Engineeringen
dc.date.accessioned2014-03-14T21:50:59Zen
dc.date.adate2009-12-04en
dc.date.available2014-03-14T21:50:59Zen
dc.date.issued1994-09-15en
dc.date.rdate2009-12-04en
dc.date.sdate2009-12-04en
dc.description.abstractWith a decreasing minimum feature size in very large scale integration (VLSI) complementary metal oxide semiconductor (CMOS) technology, the number of transistors that can be integrated on a single chip is increasing rapidly. Ensuring that these extremely dense chips are almost free of defects, and at the same time, cost-effective requires planning from the initial stage of design. This research proposes a concurrent engineering-based design methodology for layout optimization. The proposed method for layout optimization is iterative, and layout changes in each design iteration are made based on the principles of physical design for testability (P-DFT). P-DFT modifies a design such that the circuit has fewer faults, difficult to detect faults are made easier to detect, and difficult to detect faults are made less likely to occur. To implement this design methodology, a mathematical model is required to evaluate alternate designs. This research proposes an evaluation measure: the cost quality model. The cost quality model extends known test quality and testability estimation measures for gate-level circuits to switch-level circuits. To provide high fidelity in testability estimation and reasonable CPU time overhead, the cost quality model uses inductive fault analysis techniques to extract a realistic circuit fault list, I<sub>DDQ</sub> test generation techniques to generate tests for these faults, statistical models to reduce computational overhead due to test generation and fault simulation, yield simulation tools, and mathematical models to estimate test quality and costs. To demonstrate the effectiveness of this model, results are presented for CMOS layouts of benchmark circuits and modifications of these layouts.en
dc.description.degreeMaster of Scienceen
dc.format.extentviii, 78 leavesen
dc.format.mediumBTDen
dc.format.mimetypeapplication/pdfen
dc.identifier.otheretd-12042009-020251en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-12042009-020251/en
dc.identifier.urihttp://hdl.handle.net/10919/46108en
dc.language.isoenen
dc.publisherVirginia Techen
dc.relation.haspartLD5655.V855_1994.D474.pdfen
dc.relation.isformatofOCLC# 32104746en
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subject.lccLD5655.V855 1994.D474en
dc.subject.lcshIntegrated circuits -- Design and constructionen
dc.subject.lcshIntegrated circuits -- Testingen
dc.subject.lcshMetal oxide semiconductors, Complementaryen
dc.titleA cost quality model for CMOS IC designen
dc.typeThesisen
dc.type.dcmitypeTexten
thesis.degree.disciplineElectrical Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
LD5655.V855_1994.D474.pdf
Size:
3.41 MB
Format:
Adobe Portable Document Format
Description:
Download

Collections

Masters Theses