VTechWorks staff will be away for the winter holidays starting Tuesday, December 24, 2024, through Wednesday, January 1, 2025, and will not be replying to requests during this time. Thank you for your patience, and happy holidays!
 

A Stream-Based In-Line Allocatable Multiplier for Configurable Computing

Simple item page
dc.contributor.authorYang, Tsung-Hanen
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberDavis, Nathaniel J. IVen
dc.contributor.committeememberArmstrong, James R.en
dc.contributor.departmentElectrical Engineeringen
dc.date.accessioned2014-03-14T20:52:29Zen
dc.date.adate1997-09-05en
dc.date.available2014-03-14T20:52:29Zen
dc.date.issued1997-08-29en
dc.date.rdate1997-09-05en
dc.date.sdate1997-08-29en
dc.description.abstractThe growing demand for high-performance computing platforms has pushed the computing community to invent new architectures for processors. Recently, researchers have begun to solve the problem by the implementation of Field-Programming Gate Arrays (FPGAs). FPGAs make it possible to implement different applications on the same hardware. Unfortunately, FPGAs suffer from low bandwidth, density, and throughout. To gain the flexibility of FPGAs and to gain more computational capacity than conventional processors have, Wormhole run-time reconfigurable (RTR) techniques has been developed to address some high performance digital signal processing (DSP) problems. Multiplication is one of the basic functions used in digital signal processing. Most high-performance DSP systems rely on hardware multiplication to achieve high data throughput. To meet the processing needs of DSP, a multiplier was embedded into a prototype wormhole RTR device called Colt, but because each design has its own speed and size requirements, rarely can a designer take an already existing multiplier module and use it in Colt. Therefore redesigning multipliers is necessary for meeting the system specifications of Colt. This thesis explores the design of the multiplier from architecture level to circuit level.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-8597-10225en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-8597-10225/en
dc.identifier.urihttp://hdl.handle.net/10919/37015en
dc.publisherVirginia Techen
dc.relation.hasparttyang.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectMultiplieren
dc.subjectComputer Arithmeticen
dc.subjectVLSIen
dc.titleA Stream-Based In-Line Allocatable Multiplier for Configurable Computingen
dc.typeThesisen
thesis.degree.disciplineElectrical Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
tyang.pdf
Size:
2.41 MB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses