Device Selection Criteria--Based on Loss Modeling and Figure of Merit

dc.contributor.authorYing, Yuchengen
dc.contributor.committeechairLee, Fred C.en
dc.contributor.committeememberXu, Mingen
dc.contributor.committeememberWang, Fei Freden
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:38:47Zen
dc.date.adate2008-08-08en
dc.date.available2014-03-14T20:38:47Zen
dc.date.issued2008-03-28en
dc.date.rdate2008-08-08en
dc.date.sdate2008-05-27en
dc.description.abstractWith the increasing speed of the microprocessor and its rapidly increasing demand for power, determining how to power the microprocessors for our computers becomes an important issue. So far, industry has been struggling to operate the VR/VRM at higher and higher switching frequencies while maintaining acceptable power conversion efficiency. As a consequence, the power switches used in the VR/VRM must be able to work efficiently at a higher switching frequency and with a higher current density. To evaluate the performance of the MOSFET for this low-output-voltage, high-current and high-switching-frequency application, a prevalent criterion, the Figure-of-Merit (FOM), is being widely adopted for determining the top switch of the buck converter in the VR/VRM. By comparing the FOMs of different devices, the device with the lowest FOM value should have the best performance and lead to the lowest loss for this device in the circuit. Qgd*Rdson is a widely accepted and widely used FOM for power devices. Due to the lack of accuracy of the power loss model, this FOM is no longer suitable for VRM applications. Furthermore, the question of how to use this FOM to select the right device for different application is another important issue. This work presents an investigation of a new Figure-of-Merit based on a more accurate loss model, which includes the factor of Qgs2, the gate-driving voltage and the packaging parasitics. Furthermore, a simple method is proposed to select the right device and gate-driving voltage for different circuit conditions. A new simple and accurate closeform model for device loss with packing parasitics is derived. This model can provide more physical information for each of the device parameters. The loss influence of the different packaging method is analyzed and discussed at the end of the work.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-05272008-143141en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-05272008-143141/en
dc.identifier.urihttp://hdl.handle.net/10919/33289en
dc.publisherVirginia Techen
dc.relation.haspartpermition.pdfen
dc.relation.haspartThesis_updated_Jun_28th.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectDevice Selectionen
dc.subjectLoss Modelingen
dc.subjectFigure of Meriten
dc.titleDevice Selection Criteria--Based on Loss Modeling and Figure of Meriten
dc.typeThesisen
thesis.degree.disciplineElectrical Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 2 of 2
Loading...
Thumbnail Image
Name:
Thesis_updated_Jun_28th.pdf
Size:
5.69 MB
Format:
Adobe Portable Document Format
Loading...
Thumbnail Image
Name:
permition.pdf
Size:
116.97 KB
Format:
Adobe Portable Document Format

Collections