A Physical Layer Implementation of Reconfigurable Radio

Simple item page
dc.contributor.authorBhatia, Nikhil S.en
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberReed, Jeffrey H.en
dc.contributor.committeememberJones, Mark T.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:48:49Zen
dc.date.adate2004-12-10en
dc.date.available2014-03-14T20:48:49Zen
dc.date.issued2004-12-03en
dc.date.rdate2004-12-10en
dc.date.sdate2004-12-03en
dc.description.abstractThe next generation of wireless communications will demand the use of software radio technology as the basic architecture to support multi-standard, multi-mode and future-proof radio designs. Software-defined radios are configurable devices in which the physical layer can be reprogrammed to support various standards. Field programmable architectures provide a suitable platform to achieve such run-time reconfigurations of the physical layer of the radio. This thesis explores the use of FPGAs in the design of reconfigurable radios. The results presented here demonstrate how FPGAs can be used to provide the flexibility, performance, efficiency and better resource utilization while meeting the speed and area constraints set by a particular design. The partial reconfiguration feature available in the state-of-the art FPGAs has been exploited to implement the baseband physical layer of reconfigurable radio which can be altered to support various modulations schemes for different wireless standards. The design flow for partial reconfiguration along with the implementation results on two different FPGA platforms is presented. The experiments presented in this thesis make use of System Generator for DSP, a productivity tool from Xilinx, to design and to simulate system-level models in a MATLAB/Simulink environment, and to obtain timing and resource utilization results before implementing the design on actual hardware.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-12032004-111910en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-12032004-111910/en
dc.identifier.urihttp://hdl.handle.net/10919/35926en
dc.language.isoenen
dc.publisherVirginia Techen
dc.relation.haspartnbhatia-Thesis.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectSystem Generatoren
dc.subjectSoftware Radioen
dc.subjectField programmable gate arraysen
dc.subjectReconfigurable Radioen
dc.titleA Physical Layer Implementation of Reconfigurable Radioen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
nbhatia-Thesis.pdf
Size:
1.88 MB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses