VTechWorks is currently accessible only on the VT network (campus, VPN). Elements deposit is now enabled. We are working to restore full access as soon as possible.
 

On a turbo decoder design for low power dissipation

Simple item page
dc.contributor.authorFei, Jiaen
dc.contributor.committeechairHa, Dong Samen
dc.contributor.committeememberWoerner, Brian D.en
dc.contributor.committeememberTront, Joseph G.en
dc.contributor.committeememberGray, Festus Gailen
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:41:44Zen
dc.date.adate2000-07-21en
dc.date.available2014-03-14T20:41:44Zen
dc.date.issued2000-07-06en
dc.date.rdate2001-07-21en
dc.date.sdate2000-07-21en
dc.description.abstractA new coding scheme called "turbo coding" has generated tremendous interest in channel coding of digital communication systems due to its high error correcting capability. Two key innovations in turbo coding are parallel concatenated encoding and iterative decoding. A soft-in soft-out component decoder can be implemented using the maximum a posteriori (MAP) or the maximum likelihood (ML) decoding algorithm. While the MAP algorithm offers better performance than the ML algorithm, the computation is complex and not suitable for hardware implementation. The log-MAP algorithm, which performs necessary computations in the logarithm domain, greatly reduces hardware complexity. With the proliferation of the battery powered devices, power dissipation, along with speed and area, is a major concern in VLSI design. In this thesis, we investigated a low-power design of a turbo decoder based on the log-MAP algorithm. Our turbo decoder has two component log-MAP decoders, which perform the decoding process alternatively. Two major ideas for low-power design are employment of a variable number of iterations during the decoding process and shutdown of inactive component decoders. The number of iterations during decoding is determined dynamically according to the channel condition to save power. When a component decoder is inactive, the clocks and spurious inputs to the decoder are blocked to reduce power dissipation. We followed the standard cell design approach to design the proposed turbo decoder. The decoder was described in VHDL, and then synthesized to measure the performance of the circuit in area, speed and power. Our decoder achieves good performance in terms of bit error rate. The two proposed methods significantly reduce power dissipation and energy consumption.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-07212000-03370015en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-07212000-03370015/en
dc.identifier.urihttp://hdl.handle.net/10919/34090en
dc.publisherVirginia Techen
dc.relation.hasparttotal.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectBranch metricen
dc.subjectState metricen
dc.subjectLow poweren
dc.subjectSynopsysen
dc.subjectLog-likelihood ratioen
dc.subjectLog-MAPen
dc.subjectTurbo decoderen
dc.titleOn a turbo decoder design for low power dissipationen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
total.pdf
Size:
710.34 KB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses