A Key Management Architecture for Securing Off-Chip Data Transfers on an FPGA

Simple item page
dc.contributor.authorGraf, Jonathanen
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberTront, Joseph G.en
dc.contributor.committeememberJones, Mark T.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:41:38Zen
dc.date.adate2004-08-04en
dc.date.available2014-03-14T20:41:38Zen
dc.date.issued2004-06-18en
dc.date.rdate2005-08-04en
dc.date.sdate2004-07-19en
dc.description.abstractData security is becoming ever more important in embedded and portable electronic devices. The sophistication of the analysis techniques used by attackers is amazingly advanced. Digital devices' external interfaces to memory and communications interfaces to other digital devices are vulnerable to malicious probing and examination. A hostile observer might be able to glean important details of a device's design from such an interface analysis. Defensive measures for protecting a device must therefore be even more sophisticated and robust. This thesis presents an architecture that acts as a secure wrapper around an embedded application on a Field Programmable Gate Array (FPGA). The architecture includes functional units that serve to authenticate a user over a secure serial interface, create a key with multiple layers of security, and encrypt an external memory interface using that key. In this way, the wrapper protects all of the digital interfaces of the embedded application from external analysis. Cryptographic methods built into the system include an RSA-related secure key exchange, the Secure Hash Algorithm, a certificate storage system, and the Data Encryption Standard algorithm in counter mode. The principles behind the encrypted external memory interface and the secure authentication interface can be adjusted as needed to form a secure wrapper for a wide variety of embedded FPGA applications.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-07192004-102951en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-07192004-102951/en
dc.identifier.urihttp://hdl.handle.net/10919/34063en
dc.publisherVirginia Techen
dc.relation.haspartjgraf_thesis.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectSecurityen
dc.subjectEncryptionen
dc.subjectAmanueten
dc.subjectKey Managementen
dc.subjectField programmable gate arraysen
dc.subjectWrapperen
dc.titleA Key Management Architecture for Securing Off-Chip Data Transfers on an FPGAen
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
jgraf_thesis.pdf
Size:
813.9 KB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses