VLSI Implementation of a Wormhole Runtime Reconfigurable Processor

dc.contributor.authorSoni, Maneeshen
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberReed, Jeffrey H.en
dc.contributor.committeememberJones, Mark T.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2014-03-14T20:46:41Zen
dc.date.adate2001-10-17en
dc.date.available2014-03-14T20:46:41Zen
dc.date.issued2001-06-21en
dc.date.rdate2002-10-17en
dc.date.sdate2001-10-15en
dc.description.abstractUntil now, the performance improvement of computing machines was a mostly a result of shrinking transistor geometries and increasing clock speeds. With the advent of signal processing applications that have stringent performance requirements from processing hardware, the field of configurable computing has received a lot of attention. Efforts are being made to improve computation bandwidth by architectural innovations. Among these, the wormhole runtime reconfigurable architecture introduces the concept of stream processing. It enables dynamic reconfiguration of hardware with little overheads and is very much suited for data-path based computations with deep computational pipelines. Stallion, second in the generation of Wormhole runtime reconfigurable processors, demonstrates the efficacy of wormhole runtime reconfiguration. The work presented here deals with the VLSI implementation of Stallion and discusses the full-custom physical design flow adopted for Stallion. Also, the tools and techniques to customize this flow are detailed. The Stallion design methodology offers a possible solution that can be pursued for executing similar efforts in future.en
dc.description.degreeMaster of Scienceen
dc.identifier.otheretd-10152001-203721en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-10152001-203721/en
dc.identifier.urihttp://hdl.handle.net/10919/35387en
dc.publisherVirginia Techen
dc.relation.haspartthesis_msoni.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectVLSIen
dc.subjectRTRen
dc.subjectDSPen
dc.subjectCCMen
dc.titleVLSI Implementation of a Wormhole Runtime Reconfigurable Processoren
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
thesis_msoni.pdf
Size:
916.22 KB
Format:
Adobe Portable Document Format

Collections