Design and Implementation of an FPGA-based Partially Reconfigurable Network Controller

Simple item page
dc.contributor.authorChaubal, Aditya Prakashen
dc.contributor.committeechairAthanas, Peter M.en
dc.contributor.committeememberJones, Mark T.en
dc.contributor.committeememberPatterson, Cameron D.en
dc.contributor.departmentElectrical and Computer Engineeringen
dc.date.accessioned2011-08-06T16:06:17Zen
dc.date.adate2004-09-03en
dc.date.available2011-08-06T16:06:17Zen
dc.date.issued2004-08-23en
dc.date.rdate2004-09-03en
dc.date.sdate2004-07-26en
dc.description.abstractThere is currently a strong trend towards embedding Internet capabilities into electronics and everyday appliances. Most network controllers used in small appliances or for specialized purposes are built using micro controllers. However there are many applications where a hardware-oriented approach using Application Specific Integrated Circuits (ASICs) or Field Programmable Gate Arrays (FPGAs) is more suitable. One of the features of FPGAs that cannot be integrated into ASICs is runtime reconfiguration in which, certain portions of the chip are reconfigured at runtime while the other parts continue to operate normally. This feature is required for network controllers with multiple data transfer channels that need to preserve the state of the static channels while reconfiguration is taking place. It is also required for controllers with space constraints in terms of FPGA resources or time constraints in terms of reconfiguration times. This thesis explores the impact of partial reconfiguration on the performance of a network controller. An FPGA-based network controller that supports partial reconfiguration has been designed and constructed. Partial bitstreams that can configure certain channels of the network controller without a ecting the functioning of others have been created. Experiments have been performed that quantify the manner in which, the performance of the controller can be changed by loading these partial bitstreams onto the FPGA. These experiments demonstrated the advantages of using partial reconfiguration to change network-related parameters at runtime to optimize performance of the network controller.en
dc.description.degreeMaster of Scienceen
dc.format.mediumETDen
dc.identifier.otheretd-07262004-170319en
dc.identifier.sourceurlhttp://scholar.lib.vt.edu/theses/available/etd-07262004-170319en
dc.identifier.urihttp://hdl.handle.net/10919/10098en
dc.publisherVirginia Techen
dc.relation.haspartachaubal_thesis_etd.pdfen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectField programmable gate arraysen
dc.subjectPartial reconfigurationen
dc.subjectNetworken
dc.subjectVirtexen
dc.subjectXilinxen
dc.subjectIIM7010en
dc.titleDesign and Implementation of an FPGA-based Partially Reconfigurable Network Controlleren
dc.typeThesisen
thesis.degree.disciplineElectrical and Computer Engineeringen
thesis.degree.grantorVirginia Polytechnic Institute and State Universityen
thesis.degree.levelmastersen
thesis.degree.nameMaster of Scienceen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
achaubal_thesis_etd.pdf
Size:
809.61 KB
Format:
Adobe Portable Document Format
Download

Collections

Masters Theses