Untestable Fault Identification Using Implications
| dc.contributor.author | Syal, Manan | en |
| dc.contributor.committeechair | Hsiao, Michael S. | en |
| dc.contributor.committeemember | Ha, Dong Sam | en |
| dc.contributor.committeemember | Shukla, Sandeep K. | en |
| dc.contributor.department | Electrical and Computer Engineering | en |
| dc.date.accessioned | 2014-03-14T21:51:18Z | en |
| dc.date.adate | 2002-12-12 | en |
| dc.date.available | 2014-03-14T21:51:18Z | en |
| dc.date.issued | 2002-12-06 | en |
| dc.date.rdate | 2003-12-12 | en |
| dc.date.sdate | 2002-12-08 | en |
| dc.description.abstract | Untestable faults in circuits are defects/faults for which there exists no test pattern that can either excite the fault or propagate the fault effect to an observable point, which could be either a Primary output (PO) or a scan flip-flop. The current state-of-the-art automatic test pattern generators (ATPGs) spend a lot of time in trying to generate a test sequence for the detection of untestable faults, before aborting on them, or identifying them as untestable, given enough time. Thus, it would be beneficial to quickly identify faults that are redundant/untestable, so that tools such as ATPG engines or fault simulators do not waste time targeting these faults. Our work focuses on the identification of untestable faults at low cost in terms of both memory and execution time. A powerful and memory efficient implication engine, which is used to identify the effect(s) of asserting logic values in a circuit, is used as the basic building block of our tool. Using the knowledge provided by this implication engine, we identify untestable faults using a fault independent, conflict based analysis. We evaluated our tool against several benchmark circuits (ISCAS '85, ISCAS '89 and ISCAS '93), and found that we could identify considerably more untestable faults in sequential circuits compared to similar conflict based algorithms which have been proposed earlier. | en |
| dc.description.degree | Master of Science | en |
| dc.identifier.other | etd-12082002-151511 | en |
| dc.identifier.sourceurl | http://scholar.lib.vt.edu/theses/available/etd-12082002-151511/ | en |
| dc.identifier.uri | http://hdl.handle.net/10919/46173 | en |
| dc.publisher | Virginia Tech | en |
| dc.relation.haspart | thesis.pdf | en |
| dc.rights | In Copyright | en |
| dc.rights.uri | http://rightsstatements.org/vocab/InC/1.0/ | en |
| dc.subject | Untestable faults | en |
| dc.subject | fault models | en |
| dc.subject | Implications | en |
| dc.subject | ATPG | en |
| dc.subject | symbolic simulation | en |
| dc.title | Untestable Fault Identification Using Implications | en |
| dc.type | Thesis | en |
| thesis.degree.discipline | Electrical and Computer Engineering | en |
| thesis.degree.grantor | Virginia Polytechnic Institute and State University | en |
| thesis.degree.level | masters | en |
| thesis.degree.name | Master of Science | en |
Files
Original bundle
1 - 1 of 1