Lattice Matched Germanium-on-AlAs Nanosheet-FETs for More-Moore CMOS

dc.contributor.authorAlam, Atifen
dc.contributor.authorTrapani, Ansonen
dc.contributor.authorSchuette, Rebeccaen
dc.contributor.authorLevi, Elien
dc.contributor.authorMohamed, Nadaen
dc.contributor.authorDeng, Runboen
dc.contributor.authorJoshi, Rutwiken
dc.contributor.authorHudait, Mantu K.en
dc.date.accessioned2025-03-03T14:04:36Zen
dc.date.available2025-03-03T14:04:36Zen
dc.date.issued2024-10-11en
dc.description.abstractIn this work, the lattice matched germanium (Ge)-on-AlAs-based n-channel nanosheet field effect transistor (NSFET) at subnanometer nodes and their circuit performances were analyzed using calibrated TCAD solvers and benchmarked with comparable devices. This epitaxial monolithic stack offers benefits, such as lower defects and improved reliability due to lattice matching between Ge and AlAs, higher number of nanosheets (NSs), improved selectivity between the channel and sacrificial barriers, and material advantages, such as mobility offered by the Ge channel. The large etch selectivity between the Ge channel and the AlAs sacrificial layer can provide process simplicity, improvements in yield, and reduced impact of potential inter-NS electrical shorts due to incomplete etch. The number of NS layers (one–eight layers), channel length, and widths were studied to predict performance metrics, such as ON- and OFF-current, subthreshold slope (SS), and transconductance. The ON-current was increased from ∼250 to 950 µA/µm by NS scaling from one to eight layers with no increase in area or SS (∼68 mV/dec) at 0.5-V supply voltage. This Ge NSFET is used to form a CMOS inverter to operate at a frequency of ∼100 THz for one, three, and eight NS layers. Ge NSFET-based 6T SRAM circuit performance for different NS layers demonstrated good static noise margins and delays even at these scaled nodes.en
dc.description.versionAccepted versionen
dc.format.extentPages 7874-7881en
dc.format.extent8 page(s)en
dc.format.mimetypeapplication/pdfen
dc.identifier.doihttps://doi.org/10.1109/TED.2024.3471530en
dc.identifier.eissn1557-9646en
dc.identifier.issn0018-9383en
dc.identifier.issue12en
dc.identifier.orcidHudait, Mantu [0000-0002-9789-3081]en
dc.identifier.urihttps://hdl.handle.net/10919/124758en
dc.identifier.volume71en
dc.language.isoenen
dc.publisherIEEEen
dc.rightsIn Copyrighten
dc.rights.urihttp://rightsstatements.org/vocab/InC/1.0/en
dc.subjectCMOSen
dc.subjectgermanium (Ge)en
dc.subjectGe-on-AlAsen
dc.subjectlattice matched nanosheet (NS)en
dc.subjectnanosheet FET (NSFET)en
dc.subjectNSFET processen
dc.subjectNSFET SRAMen
dc.subjectGAASen
dc.subjectGEen
dc.titleLattice Matched Germanium-on-AlAs Nanosheet-FETs for More-Moore CMOSen
dc.title.serialIEEE Transactions on Electron Devicesen
dc.typeArticle - Refereeden
dc.type.dcmitypeTexten
dc.type.otherArticleen
dc.type.otherJournalen
pubs.organisational-groupVirginia Techen
pubs.organisational-groupVirginia Tech/Engineeringen
pubs.organisational-groupVirginia Tech/Engineering/Electrical and Computer Engineeringen
pubs.organisational-groupVirginia Tech/All T&R Facultyen
pubs.organisational-groupVirginia Tech/Engineering/COE T&R Facultyen

Files

Original bundle
Now showing 1 - 1 of 1
Loading...
Thumbnail Image
Name:
TED-2024-04-1011-R1_Accepted copy.pdf
Size:
1.62 MB
Format:
Adobe Portable Document Format
Description:
Accepted version
License bundle
Now showing 1 - 1 of 1
Name:
license.txt
Size:
1.5 KB
Format:
Plain Text
Description: